

Design of Adaptive Multimode RF Front-End Circuits

Aleksandar Tasić, *Member, IEEE*, Su-Tarn Lim, *Student Member, IEEE*, Wouter A. Serdijn, *Member, IEEE*, and John R. Long, *Member, IEEE*

Abstract—Migration towards higher data rates and higher capacities for multimedia applications, and provision of various services (text, audio, video) from different wireless standards with the same device require integrated designs that work across multiple standards, can easily be reused, and achieve maximum hardware share at minimum power consumption. This can be achieved by using adaptive circuits that are able to trade off power consumption for performance. The design of an adaptive multimode image-reject downconverter (oscillator and two mixers) is presented in this paper. In the highest performance mode, the image-reject downconverter (the quadrature mixers) has an IIP3 of +5.5 dBm, a single-side band noise figure of 13.9 dB and a conversion gain of 1.4 dB, while drawing 10 mA from a 3 V supply. The adaptive oscillator achieves -123 dBc/Hz phase noise at 1 MHz offset from a 2.1 GHz carrier with a bias current of 6 mA in the highest performance mode. Adaptivity in the downconverter is achieved by trading off RF performance for current consumption, ranging from 10 mA for the relaxed mode (e.g., DECT) to 20 mA in the highest performance mode (e.g., DCS1800) of operation.

Index Terms—Adaptive circuits, image-reject downconverter, mixer, multistandard circuits, RF front-end, voltage-controlled oscillator.

I. INTRODUCTION

TODAY'S portable communication devices enable a growing variety of applications, ranging from text messaging, telephony and audio to full video. These modern wireless devices must maintain connectivity, they must track position, and may (in the near future) be wearable rather than just portable. However, the energy supply for portable devices is fixed by the size and weight of the batteries in a hand-held device. Consequently, the current consumption of circuitry in multistandard and multifunctional handhelds must be reduced in order to meet increasing functional and concurrent operational requirements. This can be achieved by using *adaptive circuits* that are able to trade RF performance (e.g., gain, noise figure, linearity) for power consumption on the fly. Realization of adaptivity functions requires scaling of current consumption to the demands of the signal-processing task [1].

The results of an exploratory multimode adaptive (MMA) image-reject (IR) downconverter circuit for a radio frequency (RF) front-end are described in this paper. This quadrature

downconverter (comprising an oscillator and two mixers) allows adaptation between different operating modes by trading RF performance for current consumption in an adaptive way.

Section II outlines the application of adaptivity to multistandard low-power wireless RF circuits. Section III describes a multimode receiver concept in the framework of second- and third-generation communication standards. The design of the adaptive quadrature downconverter circuits used in the experimental implementation is described in Section IV. Measurement results of the multimode test circuit presented in Section V demonstrate a factor of approximately two saving in power consumption when adaptivity is employed in the multimode receiver.

II. ADAPTIVE MULTIMODE LOW-POWER WIRELESS RF IC DESIGN

Mobile wireless equipment today is shaped by user/application demands and RF microelectronics.

Progress in silicon integrated circuit (IC) technology [2] and innovations in IC design have enabled mobile products and services [3], [4]. Wireless systems for new applications [5]–[9] require an extension of the capabilities for these RF devices, creating an opportunity for low-power adaptive and multifunctional RF ICs.

A. Low-Power and Adaptive RF Circuit Design

The communication devices of the near future will not only have to support applications ranging from text, telephony, audio, and graphics to video, but they will also have to maintain connections with many other devices in a variety of environments. Moreover, they should be position aware, and perhaps wearable rather than just portable [10]–[12].

A combination of multiple functional requirements and limited energy supply from a battery is an argument for the design of both adaptive low-power hardware and software [10], [11].

An adaptive design approach poses unique challenges: from hardware design to application software, and ultimately throughout all layers of the underlying communication protocol [10]–[15].

A block diagram for the receiver in an adaptive mobile device is shown in Fig. 1. This receiver consists of adaptive analog RF front-end circuitry, adaptive analog baseband circuitry, and an adaptive digital signal processor in the back-end.

Whereas the transceiver circuits determine instantaneous power consumption, the average power consumption depends on the power management of the complete system [12]. This implies that not only local, but also global power optimization and awareness (i.e., at all layers and at all times) are important

Manuscript received March 8, 2006; revised October 1, 2006.

The authors are with the Department of Microelectronics, Electronics Research Laboratory/DIMES, Delft University of Technology, 2628 CD Delft, The Netherlands (e-mail: a.tasic@tudelft.nl).

Digital Object Identifier 10.1109/JSSC.2006.889387




Fig. 1. Topology of an adaptive receiver.

to extend the “lifetime” (i.e., time between battery charges) of mobile devices.

Setting the performance parameters of an RF front-end by means of adaptive circuitry is a way to manage power consumption in the RF path of a receiver [1]. An adaptive low-noise amplifier (LNA), an adaptive mixer, and an adaptive voltage-controlled oscillator (VCO) allow more efficient use of scarce battery resources, thereby extending the lifetime of a mobile device. Furthermore, adaptive analog baseband and digital back-end circuits enable complete hardware adaptivity. Analog and digital baseband signal processing functions could be used to monitor quality of service (e.g., bit-error rate) and adjust the receiver parameters (e.g., tune a single or multiple bias currents) in real-time to meet the performance requirements.

B. Multimode and Adaptive RF Circuit Design

In order to provide various services from different wireless communication standards at high data rates requires not only adaptive and low-power designs, but also designs that work across multiple bands and standards [16]–[20].

When different standards do not operate simultaneously, circuit blocks of a multimode handset can be beneficially shared. By using circuits that are able to trade off power consumption for performance on the fly (i.e., adaptive multimode circuits), power can be saved.

For adaptive low-noise amplifiers and mixers, power consumption is traded off for dynamic range, whereas adaptive oscillators trade off power consumption for phase noise and oscillation frequency. The design of such an adaptive multimode RF front-end circuit is discussed in this paper.

After a signal is downconverted to the baseband, it is filtered, amplified, and digitized. In order to accommodate multiple radio standards with different bandwidths and modulation schemes, multimode low-pass filters need to compromise bandwidth, center frequency, selectivity, and group delay, for optimal dynamic range and power consumption [21]–[23]. Multimode analog-to-digital converters have to quantize signals belonging to different standards, tailoring different sample rates, dynamic range, and linearity requirements [24], [25].

The ability to share circuit functions between different standards in a receiver can offer the advantages of reduced power consumption and smaller chip area. Most importantly, there is the potential for lowering cost compared to other multistandard receiver implementations, such as multistandard receivers implemented using circuits designed for the worst case condition [26] and multistandard receivers implemented with one receiver circuit per standard [16].

System requirements for multimode circuits and design of adaptive multimode RF front-end circuits are discussed in the next sections.

III. MULTIMODE RECEIVER CONCEPT

The rationale behind the choice of a receiver architecture supporting multiple standards is detailed in this section. Multimode receiver operation is then introduced to describe the multistandard scenario.

Wireless devices may use a common receiver if the protocols of the radio standards support inter-system operability. One multistandard receiver scenario is shown in Fig. 2. Impedance matching, packaging and prefiltering requirements are relaxed and simplified by using multiple LNAs. An RF switch selects the mode of interest. If the VCO and mixer performance is adequate to cover the range of signals anticipated for each application, the quadrature downconverter enables a multistandard receiver realization with a single circuit block (MMA-QD IC in Fig. 2) [20].

We consider the application of the design for adaptivity to multimode RF front-end circuits in the framework of the requirements of the standards listed in Table I [16], [18], [27]–[34]. Situated between 1.8 GHz and 2.4 GHz, these standards may be combined in a single wireless device.

In the remainder of this paper, we will refer to the multiple modes of operation for the adaptive receiver shown in Fig. 2: with respect to noise figure, linearity, and phase-noise requirements of Table I, the receiver operating modes are classified as *demanding*, *moderate* and *relaxed*, as given in Table II.

In the context of the noise figure (NF) and third-order input intercept point ($IIP3$) requirements of the standards listed in Table I, the demanding mode of operation may be related to the DCS1800 and W-CDMA standards, the moderate mode to the




Fig. 2. Multistandard and adaptive receiver RF front-end.

TABLE I
REQUIREMENTS FOR DIFFERENT STANDARDS REFERRED
TO THE INPUT OF AN LNA

	DCS1800	WCDMA	WLAN	Bluetooth	DECT
f_0 [GHz]	1.8	2.1	2.4	2.4	2.4
NF [dB]	9	6	10	23	18
$IIP3$ [dBm]	-9	-9	-12	-16	-20
$PN@1\text{MHz}$	-123	-110	-110	-110	-100

TABLE II
RECEIVER NOISE AND LINEARITY REQUIREMENTS PER MODE OF OPERATION

specification/mode	demanding	moderate	relaxed
NF [dB]	6	10	18
$IIP3$ [dBm]	-9	-12	-16
$PN@1\text{MHz}$	-123dBc/Hz	-110dBc/Hz	-100dBc/Hz

IEEE 802.11b WLAN standard, and the relaxed mode to the Bluetooth and DECT standards. Table II also summarizes the phase noise (PN) requirements for different modes of operation: the demanding phase-noise mode is related to the DCS1800 specification, moderate to the W-CDMA and 802.11b/Bluetooth specifications, and relaxed to the DECT specification.

Referring to Table II, the adaptive oscillator has to cover a range of phase noise of around 21 dB [19]. Based on the noise figure and linearity requirements for each mode, the ranges of the NF and $IIP3$ to be realized by the adaptive multimode receiver are calculated from Table II as 12 dB and 7 dB, respectively.

Given the bandwidth requirement, 1.8–2.4 GHz, and the noise and linearity requirements listed in Table II, a single adaptive quadrature downconverter has been realized to interface the RF and baseband sections of the multimode receiver, shown in Fig. 2. The design of the downconverter circuits suiting this multimode implementation is described in the next section.

Referring to the channel spacing of the standards considered [27]–[31], zero intermediate-frequency (IF) and low-IF receiver configurations may be supported. For example, the multimode adaptive quadrature downconverter may operate in

zero-IF mode for all standards considered except the (200 kHz) narrowband DCS1800 standard where low-IF operation would be favored.

The standards considered are chosen to illustrate the feasibility of the application of the adaptivity design concept to multimode receivers. The procedure of designing for adaptivity presented in this paper can be applied to any combination of standards.

IV. DESIGN OF A MULTIMODE ADAPTIVE RF FRONT-END

Selection of the specifications for the multimode quadrature downconverter and choice of the downconverter circuits suiting adaptivity and sharing are described next in this section. The design of a quadrature signal generator and quadrature mixers is then presented.

The test circuit of the multimode quadrature downconverter consists of an adaptive VCO, oscillator buffers, a two-stage poly-phase filter to generate quadrature local oscillator signals, mixer buffer amplifiers, and two double-balanced mixers, as illustrated in Fig. 2.

A. Multimode Adaptive Quadrature Signal Generator

The VCO shown in Fig. 3 is used to implement the adaptive oscillator. As the VCO design details are described in [19], only a brief description of this multimode oscillator design is presented here.

The VCO consists of an LC tank (inductor L and p-n junction varactor C_V), two capacitive voltage dividers (C_A and C_B), and a cross-coupled transconductance amplifier (Q_{O1} – Q_{O2}). A resonant-degenerated tail current source is implemented with the degeneration inductor L_{RID} . This on-chip inductor is chosen to resonate with the base-emitter capacitor of Q_{CS} at twice the oscillation frequency ($2f_0$) in order to reduce the contribution of noise from the bias circuit to the phase noise of the oscillator [19], [35].

The relationships between the parameters of the oscillator are summarized in Table III. R_L and R_C model the inductors' and varactors' series losses, G_{TK} is the effective tank conductance, n is the capacitive divider ratio, $-G_{M,TK}$ the small-signal conductance seen by the LC -tank, k the small-signal loop gain, g_m




Fig. 3. Adaptive LC oscillator.

TABLE III
PARAMETERS OF THE ADAPTIVE LC-VCO

parameter	expression
G_{TK}	$\frac{R_L}{(\omega_0 L)^2} + R_C (\omega_0 C_V)^2$
n	$1 + \frac{C_A + C_{\Pi}}{C_B}$
$G_{M,TK}$	$\frac{g_m}{2n}$
k	$\frac{G_{M,TK}}{G_{TK}}$
g_m	$\frac{I_{TAIL}}{2V_T}$
L_{TOT}	L
C_{TOT}	$\frac{1}{2} (C_V + \frac{C_A C_B}{C_A + C_B})$
f_0	$\frac{1}{\sqrt{L_{TOT} C_{TOT}}}$

the transconductance of bipolar transistors Q_{O1} and Q_{O2} , C_{Π} their base-emitter capacitance, f_0 the oscillation frequency, and V_T the thermal voltage.

In this adaptive VCO, the loop gain and voltage swing across the LC-tank can be varied by changing current I_{TAIL} , as shown in Fig. 3. This allows adaptation of the oscillator phase noise to different operating conditions and specifications. We have named this phenomenon phase-noise tuning, and the phase-noise tuning range (PNTR) as its figure of merit [36].

The minimum and the maximum loop gain and tail current are estimated from the PNTR requirement, as described in [19]. A PNTR of around 20 dB can be realized from a loop gain of around 20, which is sufficient to accommodate the requirements of the multiple modes defined for this demonstration circuit in Table II. For the maximum loop gain and lowest phase noise, a voltage swing across the bases ($v_{S,B}$) of the transconductor devices of 1.2 V is estimated from

$$v_{S,B} = \frac{8}{\pi} k V_T. \quad (1)$$

Once the maximum loop gain is known, the oscillator bias point can be determined. The choice of the base bias voltage V_B is a compromise between a large output voltage swing and saturation of transconductor devices Q_{O1} and Q_{O2} [19]. To avoid the saturation of the transistors in the active part, the maximum voltage swing across the bases $v_{S,B,MAX}$ should satisfy

$$v_{S,B,MAX} \leq 2 \frac{V_{CC} - V_B + V_{BE} - V_{CE,SAT}}{n + 1} \quad (2)$$

where $V_{CC} = 3$ V is the supply voltage, V_{BE} is the base-emitter voltage, and $V_{CE,SAT}$ is the collector-emitter saturation voltage. For a capacitive divider ratio n of around 1.4, a base potential V_B of around 2.1 V is obtained.

These calculations indicate that more than a factor of 10 reduction in power consumption can be realized between the phase-noise demanding and phase-noise relaxed modes of the adaptive VCO under consideration.

A 3 nH tank inductor L is chosen as a compromise between low power consumption and high quality factor in the 2.1 GHz band. The inductor is fabricated using 4- μ m-thick aluminum top metal in a 50 GHz SiGe bipolar technology [37]. This differentially-shielded symmetric three-turn inductor uses a ladder metal filling, has an outer diameter of 320 μ m, metal width of 20 μ m, and metal spacing of 5 μ m [38]. The varactor consists of two base-collector diodes with 32 fingers, each 4 μ m wide and 20 μ m long. Metal-insulator-metal (MIM) capacitances $C_A = 150$ fF and $C_B = 600$ fF have been chosen. The degenerative inductance L_{RID} has been set to 3.4 nH using the resonant-inductive degeneration noise-reduction method [35].

Common-collector buffers interface the polyphase filter and the oscillator. They consist of $0.5 \times 1.7 \mu\text{m}^2$ transistors and consume 1 mA each.

Given the frequency band of the experimental downconverter implementation, 1.8–2.4 GHz, and the configurations supported, zero- and low-IF, the quadrature oscillator signals that drive the mixers are derived from a two-stage polyphase filter (PPF) (see Figs. 2 and 4). This PPF is chosen compromising between the rejection of the image signals and attenuation of the oscillation signals.

The first and second stages of the polyphase filter provide rejection at 1.75 GHz and 2.15 GHz, respectively. This allows for a higher image rejection in the 1.8 GHz band where a low-IF operation is presumed: an image-rejection ratio (IRR) in excess of 30 dB suffices the downconversion to a 100 kHz intermediate frequency [39]. Image-rejection requirements are relaxed around 2.1 GHz and 2.4 GHz, as a zero-IF operation is assumed




Fig. 4. Polyphase filter and buffer circuits.

in these bands: an *IRR* in excess of the signal-to-noise ratio requirement is needed [39]. Taking into account noise and distortion sources accumulated throughout a receiver, some margin has to be added to the *IRR* requirement.

The attenuation of the oscillation signal through the passive PPF necessitates a second buffer stage between the filter outputs and the mixer quads. Each buffer provides 160 mV signal swing and consumes 1.1 mA of bias current.

B. Multimode Adaptive Quadrature Downconverter

Selection of specifications for receiver circuits is a complex task, taking into account the relationships and tradeoffs between gain, noise figure, linearity, and power consumption [1]. For adaptive circuits, the performance relationships are even more difficult to describe.

In order to facilitate the selection of the specifications for the experimental adaptive quadrature downconverter, we assume each LNA has a noise figure of 2 dB, an *IIP3* of 1 dBm, and 13 dB gain. For the (quadrature) baseband circuitry (i.e., the cascade of baseband circuits, such as IF filters and amplifiers), a NF_{BB} of 14 dB and an $IIP3_{BB}$ of 9 dBm are assumed [32], [40], [41].

Given the multimode receiver requirements (see Table II) and the specifications for the LNA and baseband circuitry, the noise figure and linearity performance of the quadrature downconverter can be determined for each mode of operation using the cascaded NF and $IIP3$ formulas [42], [43]. They are summarized in Table IV. When the quadrature downconverter NF and $IIP3$ are adapted between 12.7 dB/−0.87 dBm and 28.8 dB/6.74 dBm, respectively, the multimode receiver satisfies the requirements listed in Table II: the demanding-mode performance is met with a 0 dB gain of the downconverter.

Note that by compromising between the performance of the LNA and baseband circuitry, a different (more relaxed or more demanding) set of the downconverter requirements results.

The second-order intermodulation (IM2) performance of the quadrature mixers determines this type of distortion for the com-

TABLE IV
REQUIRED PERFORMANCE FOR THE MULTIMODE QUADRATURE
DOWNCONVERTER IN DIFFERENT MODES OF OPERATION FOR 0 dB OF GAIN

specifications/mode	demanding	moderate	relaxed
NF_{QD} [dB]	12.7	19.75	28.8
$IIP3_{QD}$ [dBm]	6.74	3.35	−0.87

plete receiver. As the IM2 products fall close to DC, they interfere with the desired signal in zero-IF mode of operation. However, the IM2 products from an LNA can be filtered by a tuned LNA load or AC-coupling between the LNA and mixer. Typically, a receiver with an input-referred second-order intercept point (*IIP2*) better than 45 dBm would suffice for zero-IF operation within the framework of the standards under consideration [44]. Assuming an LNA with 13 dB gain requires an *IIP2* of 58 dBm from the quadrature downconverter.

The choice of the mixer circuit stems from the receiver architecture chosen and the receiver bandwidth and performance requirements. The 1.8–2.4 GHz bandwidth requires a mixer circuit with a relatively broad (and flat) frequency response to accommodate the receiver operation in the different modes.

Fig. 5 shows the schematic of the double-balanced (micro)mixer that is used to implement the quadrature downconverter [45]. It suits adaptivity and circuit sharing, and has the potential to meet the downconverter performance requirements in different modes or operation.

The mixer consists of a class-AB input stage (Q_{M1-M4}) for improved linearity, cascoded by switching quad Q_{M5-M8} . The single-ended input is converted into a differential current via common-base stage Q_{M1} and current mirror Q_{M2}, Q_{M3} . Distortion and RF input impedance matching are improved by resistors $R_{M1}-R_{M4}$. Transistor Q_{M4} improves symmetry in the input stage and attenuates local oscillator leakage to the RF input.

A relatively low input impedance of the micromixer facilitates the matching of the downconverter over a relatively wide range of frequencies. Only a simple input matching network is




Fig. 5. Mixer with output transformer balun.

required when characterizing the gain, noise figure, and linearity performance of the mixer.

Linearity performance in the mixer can be traded for noise figure. By reducing the mixer bias current, the switching noise contribution is reduced. However, this tends to degrade the linearity of the switching quad. On the other hand, the emitter area of the quad transistors is a compromise between a small transistor, which allows for better linearity, and a large transistor, which generates less thermal noise in the switching quad. Faster switching of the quad (and accordingly better linearity and noise figure) can be insured to a certain level by a large amplitude of the VCO signal. Linearity and noise figure of the transconductance stage can be also traded off by adjusting the bias current and area of transistors Q_{M1-M4} [45].

The transistors and resistors are therefore sized to optimize conversion gain, noise figure, and linearity. For the mixer input stage, transistors Q_{M1-M4} have a length/width ratio of $40 \mu\text{m}/0.5 \mu\text{m}$ and resistors R_{M1-M4} are 21Ω . For the switching quad, transistors Q_{M5-M8} have a length/width ratio of $8 \mu\text{m}/0.5 \mu\text{m}$. The mixer performance parameters can be adaptively adjusted by changing the mixer bias current, which is set by the voltage applied to the base terminals of Q_{M1} and Q_{M4} .

Simulations show that the downconverter satisfies the demanding-mode requirements drawing 10 mA of current from a 3 V supply, and that a factor of 2 reduction in power consumption can be realized between its moderate and demanding modes of operation. Performance tradeoffs in the micromixer have been extensively studied in [45].

The performance of the voltage-driven quadrature downconverter has been characterized. However, if a complete receiver had been implemented, the mixer circuits could have been driven from a current output of an LNA, obviating the need for the resistors R_{M1} , R_{M4} . The linearity performance of the




Fig. 6. Photomicrograph of the adaptive quadrature downconverter.

mixer would improve as expected, given the current-driven common-base input-stage of the mixer [46]. Different mixer circuit parameters could then be selected in order to meet the multiple requirements of Table II.

V. EXPERIMENTAL RESULTS FOR THE IMAGE-REJECT DOWNCONVERTER

The $0.65 \times 1.0 \text{ mm}^2$ testchip (excluding bondpads), shown in Fig. 6, was wirebonded into a 32-pin quad package. A custom printed-circuit board (see Fig. 7) with bias and supply line filtering was designed for testing. The differential quadrature IF signals are converted to single-ended form via external transformers with a 2:1 turn ratio. A 50Ω quadrature hybrid combines the mixers outputs at baseband, giving an effective mixer load of 200Ω . A block diagram of the complete test setup is shown in Fig. 8 (see Figs. 3, 4, and 5 for notation).

The performance of the complete adaptive quadrature downconverter has been characterized for the demanding mode of operation in the 2.1 GHz frequency band. The measured results for the image-reject downconverter in the demanding mode are summarized in Table V [20], after de-embedding from the test setup shown in Fig. 8.

Capacitors on the IF output signal lines (10 pF at each IF output) suppress high-frequency signals, and for the 70 MHz IF used in gain testing attenuate also some of the desired signal. The gain of the quadrature downconverter is around +1.4 dB. A higher gain can be achieved for a higher mixer load impedance.

The noise and linearity performance has been measured within the bandwidth of the commercial hybrid, ranging from 70 MHz to 150 MHz. The low input impedance of the downconverter facilitates a broadband response of the input network. This provides similar gain for the input RF signals over the range of frequencies assessing the linearity performance of the quadrature downconverter. For the intermodulation products falling within the bandwidth of the hybrid, second- and third-order intercept points have been determined. An $IIP3$ of 5.5 dBm and an $IIP2$ of 51 dBm have been measured for a bias current of 5 mA per mixer. An improvement of around 5 dB can be expected for the $IIP2$ after low-frequency baseband




Fig. 7. Packaged multimode adaptive quadrature downconverter IC in the test fixture.




Fig. 8. Block diagram of the test setup.

filtering [32], [33]. Moreover, increasing the amplitude of the applied quadrature VCO signals (at the cost of increased power consumption of the VCO and/or differential amplifiers) improves the second-order intermodulation distortion [47]. The quadrature downconverter has a single-side band noise figure of 13.9 dB in the demanding mode while drawing 10 mA of bias current.

The measured image-rejection of 20 dB is satisfactory for the zero-IF mode of operation. For the low-IF operation, a better

TABLE V
MEASURED IMAGE-REJECT DOWNCONVERTER PERFORMANCE AT 2.1 GHz
IN THE DEMANDING MODE

Conversion Power Gain [dB]	1.4
Noise Figure [dB]	13.9
Input Third-Order Intercept Point [dBm]	5.5
Input Second-Order Intercept Point [dBm]	51
Phase Noise at 1MHz offset [dBc/Hz]	-123
Image-Rejection Ratio [dB]	20
LO-to-RF coupling [dB]	-45
Power Consumption of Mixers [mW]	30
Power Consumption of Oscillator [mW]	18
Power Consumption of Buffers [mW]	12.6
Total Power Consumption [mW]	60.6

image-rejection would be required. Quadrature combining implemented on-chip at baseband (or in a digital back-end) and a three-stage polyphase filter implemented for oscillator quadrature signal generation are ways to improve the *IRR* in excess of 30 dB. Isolation between the oscillator port of the quadrature downconverter and the measured input RF port is approximately 45 dB.

The oscillator performance was characterized separately from a stand-alone test circuit implemented in the same technology [19]. Operating from a 3 V supply, the adaptive VCO achieves a tuning range of 600 MHz, ranging from 1.8 GHz to 2.4 GHz, as shown in Fig. 9. In order to relax the requirement of a large frequency tuning range from a varactor, switched capacitor banks can be used [48]. They would allow for switching between standards, whereas varactors would perform fine frequency tuning within a band. The complete 2.4 GHz band could be covered using this method.

The oscillator achieves a phase noise of -123 dBc/Hz at 1 MHz offset from the carrier at 2.1 GHz for bias current of 6 mA, fulfilling the demanding-mode phase-noise requirement. This is shown in Fig. 10.

The image-reject downconverter testchip (comprising the VCO, two mixers and buffers) consumes around 20 mA in the demanding mode of operation. For the performance of the LNA and baseband circuits as given in Section IV, the multimode image-reject downconverter has the potential to meet the multimode receiver specifications in the demanding mode of operation, as summarized in Table V.

For the (less stringent) receiver requirements in the other modes of operation, the performance of the quadrature downconverter circuits may be relaxed accordingly. The multimode receiver noise and linearity performance required in the moderate and relaxed modes, as listed in Table II, may be satisfied while reducing power consumption of the oscillator and mixer circuits. Control of the circuits' bias currents for the different




Fig. 9. Oscillator frequency-tuning curve for a 3 V tuning voltage.




Fig. 10. Oscillator phase noise at 1 MHz offset from the 2.1 GHz carrier.

operating modes can be realized by additional baseband circuitry, for example.

By trading power consumption for phase noise, the operation of the VCO may be adapted between different modes: more than a factor of 10 reduction in current consumption suffices the phase-noise requirement in the relaxed mode of operation [19]. By adapting the bias currents of the mixers, the gain, the noise figure and the linearity of the image-reject downconverter may be varied [20], [45]: the noise and linearity performance requirements in the relaxed mode of operation, as listed in Table II, allow for more than a factor of 2 reduction in power consumption of the mixers.

The experimental multimode image-reject downconverter presented in this paper allows for a factor of 2 saving in power consumption between the demanding and relaxed modes of operation, from around 60 mW to 30 mW. Compromising between the performance of the LNA and baseband circuits, a different set of performance requirements for the quadrature downconverter would result. This may then result in different realizations of the downconverter circuits and different performance/power-consumption tradeoffs.

VI. CONCLUSION

In multistandard applications, sharing functional blocks between different standards using adaptive circuits offers low power consumption and small chip area, and may reduce overall cost. The exploratory multimode adaptive image-reject

downconverter test design presented in this paper satisfies the requirements of the demanding second- and third-generation standards in the 1.8–2.4 GHz band at current consumption of around 20 mA. It offers more than a factor of 2 saving in power/current consumption between the demanding and relaxed applications, while still maintaining sufficient functionality.

ACKNOWLEDGMENT

The authors thank W. G. M. M. Straver of the Electronics Research Laboratory at Delft University of Technology for technical support.

REFERENCES

- [1] A. Tasić, W. A. Serdijn, and J. R. Long, *Adaptive Low-Power Circuits For Wireless Communications*. New York: Springer, 2006.
- [2] ITRS roadmap, 2003 edition, Radio Frequency and Analog/Mixed-Signal Technologies for Wireless Communications (a section of the Process Integration Chapter). [Online]. Available: <http://www.itrs.com>
- [3] "Worldwide cellular connections exceeds 2 billion," GSM World. [Online]. Available: http://www.gsmworld.com/news/press_2005/press05_21.shtml
- [4] N. Mawston, Global Handset Sales Forecasts 2004–2009, Strategy Analytics, Mar. 2004 [Online]. Available: <http://www.strategyanalytics.net>
- [5] Telemedicine Information Exchange, Telemedicine Research Center, Portland, OR [Online]. Available: <http://tie.telemed.org>
- [6] Intelligent Transportation Systems, U.S. Dept. of Transportation [Online]. Available: <http://www.its.dot.gov>
- [7] Intelligent Mobiles: Context Awareness and Bluetooth, Philips Research [Online]. Available: <http://www.research.philips.com/profile/people/researchers/intelligentmobiles.html>
- [8] Philips Research, Flexible displays/Polymer Vision, [Online]. Available: http://www.research.philips.com/technologies/display/ov_elpap.html#flexdispa
- [9] Philips Research, Mirror TV, [Online]. Available: <http://www.research.philips.com/technologies/display/mirrordisp/mirrortv/index.html>
- [10] A. Abidi, G. J. Pottie, and W. J. Kaiser, "Power-conscious design of wireless circuits and systems," *Proc. IEEE*, vol. 88, no. 10, pp. 1528–1545, Oct. 2000.
- [11] M. Pedram and J. Rabaey, *Power Aware Design Methodologies*. Norwell, MA: Kluwer, 2002.
- [12] R. L. Lagendijk, Ubiquitous Communications Research Program, Final Program Report, Delft University of Technology, The Netherlands, Jan. 2002 [Online]. Available: <http://www.ubicom.tudelft.nl>
- [13] T. Keller and L. Hanzo, "Adaptive multicarrier modulation: A convenient framework for time-frequency processing in wireless communications," *Proc. IEEE*, vol. 88, no. 5, pp. 611–640, May 2000.
- [14] A. van der Schaaf, K. Langendoen, and R. L. Lagendijk, "Design of an adaptive interface between video compression and transmission protocols for mobile communications," in *Proc. 11th Int. Packet Video Workshop (PV 2001)*, 2001, pp. 395–404.
- [15] J. Pouwelse, K. Langendoen, and H. Sips, "Dynamic voltage scaling on a low-power microprocessor," in *Proc. 7th ACM Mobicom*, Rome, Italy, Jul. 2001, pp. 251–259.
- [16] J. Ryyanen, K. Kivekas, J. Jussila, A. Parssinen, and K. Halonen, "A dual-band RF front-end for WCDMA and GSM applications," *IEEE J. Solid-State Circuits*, vol. 36, no. 8, pp. 1198–1204, Aug. 2001.
- [17] F. Behbahani *et al.*, "An adaptive 2.4 GHz low-IF receiver in 0.6 μm CMOS for wideband wireless LAN," in *IEEE ISSCC Dig. Tech. Papers*, 2000, pp. 146–147.
- [18] M. Brandolini, P. Rossi, D. Manstretta, and F. Svelto, "Toward multistandard mobile terminals - fully integrated receivers requirements and architectures," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 3, pp. 1026–1038, Mar. 2005.
- [19] A. Tasić, W. A. Serdijn, and J. R. Long, "Design of multistandard adaptive voltage-controlled oscillators," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 2, pp. 556–563, Feb. 2005.
- [20] A. Tasić, S. T. Lim, W. A. Serdijn, and J. R. Long, "A multi-standard adaptive image-reject downconverter," in *Proc. 2005 IEEE RFIC Symp.*, Jun. 2005, pp. 581–584.
- [21] B. Xia *et al.*, "An RC time constant auto-tuning structure for high linearity continuous-time $\sigma\delta$ modulators and active filters," *IEEE Trans. Circuits Syst. I*, vol. 51, no. 11, pp. 2179–2188, Nov. 2004.

- [22] D. Chamala *et al.*, "A gm-c low-pass filter for zero-if mobile applications with a very wide tuning range," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1443–1450, Jul. 2005.
- [23] W. Fathelbab and M. B. Steer, "A reconfigurable bandpass filter for RF/microwave multifunctional systems," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 3, pp. 1111–1116, Mar. 2005.
- [24] M. R. Miller and C. S. Petrie, "A multibit sigma-delta ADC for multimode receivers," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 475–482, Mar. 2003.
- [25] S. R. Norsworthy, R. Schreier, and G. C. Temes, *Delta-Sigma Data Converters—Theory, Design and Simulation*. Piscataway, NJ, IEEE Press, 1997.
- [26] D. Wang, X. Wang, A. Eshraghi, D. Chang, and P. Bacon, "A fully integrated GSM/DCS/PCS Rx VCO with fast switching auto-band selection," in *Proc. IEEE Radio and Wireless Conf. (RAWCON 2002)*, 2002, pp. 209–212.
- [27] *Digital Cellular Communication System (Phase 2), Radio Transmission and Reception*, ETSI 300 190 (GSM 05.05 version 5.4.1), European Telecommunications Standards Inst., Aug. 1997.
- [28] Third Generation Partnership Project (3GPP), "UE Radio Transmission and Reception (FDD)," Technical Specification, 25.101, vol. 3.0.0., Oct. 1999 [Online]. Available: <http://www.3gpp.org>
- [29] *Wireless Local Area Network*, IEEE standard 802.11b, 1999 [Online]. Available: http://standards.ieee.org/getieee802/download/802.11b-1999_Cor1-2001.pdf
- [30] *Specification of the Bluetooth System (Core)*, version 1.1, Feb. 2001 [Online]. Available: <http://www.bluetooth.com>
- [31] *Digital Enhanced Cordless Telecommunications (DECT); Common Interface (CI); Part 2: Physical Layer (PHL)*, ETSI EN 300 175-2 [Online]. Available: <http://docbox.etsi.org/Reference>
- [32] J. Rudell, An integrated GSM/DECT receiver: Design specification Univ. California, Berkeley, CA, 1998, UCB Electronics Research Laboratory Memorandum, Memo no. UCB/ERL M97/82.
- [33] O. Jensen, T. Kolding, C. Iversen, S. Laursen, R. Reynisson, J. Mikkelsen, E. Pedersen, M. Jenner, and T. Larsen, "RF receiver requirements for 3G W-CDMA mobile equipment," *Microw. J.*, vol. 43, no. 2, pp. 22–46, Feb. 2000.
- [34] M. Steyart *et al.*, "Low-voltage low-power CMOS-RF transceiver design," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 1, pp. 281–287, Jan. 2002.
- [35] A. Tasić, W. A. Serdijn, J. R. Long, and D. Hame, "Resonant-inductive degeneration for a fourfold phase-noise improvement of a 5.7 GHz-band VCO," in *Proc. Bipolar/BiCMOS Circuits Technology Meeting (BCTM)*, 2005, pp. 236–239.
- [36] A. Tasić, W. A. Serdijn, and J. R. Long, "Adaptivity of voltage-controlled oscillators - theory and design," *IEEE Trans. Circuits Syst. I*, vol. 52, no. 5, pp. 894–901, May 2005.
- [37] A. Joseph *et al.*, "A 0.18 μm BiCMOS technology featuring 120/100 GHz (ft/fmax) HBT and ASIC-compatible CMOS using copper interconnect," in *Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, 2001, pp. 143–146.
- [38] T. S. D. Cheung and J. R. Long *et al.*, "Differentially-shielded monolithic inductors," in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, 2003, pp. 95–98.
- [39] J. Janssens and M. Steyaert, *CMOS Cellular Receiver Front-End*. Dordrecht, The Netherlands: Kluwer Academic, 2002.
- [40] H. Sjoland, A. K.-Sanjani, and A. A. Abidi, "A merged CMOS LNA and mixer for a WCDMA receiver," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1045–1050, Jun 2003.
- [41] J. Rynanen, K. Kivekas, J. Jussila, L. Sumanen, A. Parssinen, and K. A. I. Halonen, "A single-chip multimode receiver for GSM900, DCS1800, PCS1900, and WCDMA," *IEEE J. Solid-State Circuits*, vol. 38, no. 4, pp. 594–602, Apr. 2003.
- [42] F. Friis, "Noise figures of radio receivers," *Proc. Inst. Radio Eng. (IRE)*, vol. 32, no. 7, pp. 419–422, Jul. 1944.
- [43] B. Razavi, *RF Microelectronics*. Englewood Cliffs, NJ: Prentice-Hall, 1998.
- [44] D. Manstretta, F. Gatta, P. Rossi, and F. Svelto, "A 0.18 μm CMOS direct-conversion receiver front-end for UMTS," in *IEEE ISSCC Dig. Tech. Papers*, 2002, p. 240.
- [45] B. Gilbert, "The MICROMIXER: A highly linear variant of the Gilbert mixer using a bisymmetric class-AB input stage," *J. Solid-State Circuits*, vol. 32, no. 9, pp. 1412–1423, Sep. 1997.
- [46] P. Wambaq and W. Sansen, *Distortion Analysis of Analog Integrated Circuits*. Norwell, MA: Kluwer, 1998.

- [47] D. Manstretta, M. Brandolini, and F. Svelto, "Analysis and optimization of IIP2 in CMOS direct down-converters," in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, 2002, pp. 243–246.
- [48] D. M. W. Leenaerts, C. S. Vaucher, H. J. Bergveld, M. Thompson, and K. Moore, "A 15-mW fully integrated I/Q synthesizer for Bluetooth in 0.18- μm CMOS," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1155–1162, Jul. 2003.



Aleksandar Tasić (S'02–M'04) received the M.Sc. degree in electrical engineering from the Electronics Faculty, University of Nis, Serbia, in 1998, and the Ph.D. degree from the Faculty of Electrotechnics, Mathematics and Informatics, Delft University of Technology, Delft, The Netherlands, in 2005.

Between 1998 and 2000, he was a Research Assistant with the Electronics Faculty, University of Nis. Since 2005, he has been working as an Assistant Professor at the Electronics Research Laboratory/DIMES, Delft University of Technology.

In 2005/2006, he was appointed as a Visiting Research Scientist at the Center for Wireless Communications, University of California at San Diego.

His research interests include design of adaptive and multistandard receiver circuits for wireless communications and system study for optimal selection of specifications for receiver circuits.



Su-Tarn Lim (S'05) received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Alberta, Edmonton, AB, Canada, in 1999 and 2001, respectively. Currently, he is pursuing the Ph.D. degree at the Delft University of Technology, Delft, The Netherlands.

His interest is in the areas of analog and RF circuit design.



Wouter A. Serdijn (M'98) was born in Zoetermeer, The Netherlands, in 1966. He started his course at the Faculty of Electrical Engineering at the Delft University of Technology in 1984, and received the ingenieurs (M.Sc.) degree in 1989. Subsequently, he joined the Electronics Research Laboratory of the same university, where he received the Ph.D. degree in 1994.

His research interests include low-voltage, ultra-low-power, high-frequency and dynamic-translinear analog integrated circuits along with circuits for RF and ultra-wideband (UWB) wireless communications, hearing instruments, and pacemakers. Since 2002, he has been a workpackage leader in the Freeband Impulse project AIR-LINK, aiming at high-quality, wireless short-distance communication, employing UWB radio. He is co-editor and coauthor of the books *Research Perspectives on Dynamic Translinear and Log-Domain Circuits* (Kluwer, 2000), *Low-Voltage Low-Power Analog Integrated Circuits* (Kluwer, 1995), and *Dynamic Translinear and Log-Domain Circuits* (Kluwer, 1998). He has authored or co-authored more than 150 publications and presentations. He teaches Analog Electronics for Micropower Analog IC Design and Electronic Design Techniques. In 2001 and 2004, he received the EE Best Teacher Award.

Dr. Serdijn has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, PART II, as tutorial session co-chair for ISCAS'2003, as Analog Signal Processing Track Co-Chair for ISCAS'2004, as chair of the Analog Signal Processing Technical Chapter of the IEEE CAS society, as Analog Signal Processing Track Co-Chair for ICECS'2004, as Technical Program Committee member for the 2004 International Workshop on Biomedical Circuits and Systems, and as Analog Signal Processing Track Co-Chair for ISCAS'2005, and currently serves as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, PART I and as International Program Committee member for IASTED CDD'2005. From 2006, he will serve as a member of the Board of Governors of the Circuits and Systems Society and (again) be an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, PART II.



John R. Long (S'77–M'83) received the B.Sc. degree in electrical engineering from the University of Calgary, Calgary, AB, Canada, in 1984, and the M.Eng. and Ph.D. degrees in electronics engineering from Carleton University, Ottawa, ON, Canada, in 1992 and 1996, respectively.

He was employed for ten years by Bell-Northern Research, Ottawa (now Nortel Networks), involved in the design of ASICs for Gb/s fiber-optic transmission systems, and for five years at the University of Toronto. He joined the faculty at the Delft University of Technology, Delft, The Netherlands, in January 2002 as Chair of the Elec-

tronics Research Laboratory. His current research interests include low-power transceiver circuitry for highly integrated radio applications, and electronics design for high-speed data communications systems.

Prof. Long is currently serving on the Technical Program Committees of the IEEE International Solid-State Circuits Conference (ISSCC), the European Solid-State Circuits Conference (ESSCIRC), the IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), and GaAs2004 (EuMW). He is a former Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He received the NSERC Doctoral Prize and Douglas R. Colton and Governor General's Medals for Research Excellence, and Best Paper Awards from ISSCC 2000 and IEEE BCTM 2003.