

1.3 Low-voltage ultra-low-power analog IC design — dynamic translinear circuits

Overview

- History of dynamic translinear circuits
- Dynamic translinear principle
- Properties of dynamic translinear circuits
- Dynamic translinear synthesis
- Design of linear and non-linear dynamic functions: a phaselock loop

Wouter A. Serdijn 2

Mathematical foundation

Electronics design = mapping of a set of mathematical functions on silicon
→
Exponential mapping


Static translinear: $e^a \cdot e^b = e^{a+b}$
 Dynamic translinear: $\frac{d}{dt} e^{x(t)} = \frac{dx(t)}{dt} \cdot e^{x(t)}$

Wouter A. Serdijn 4


Dynamic Translinear Circuits

by *Wouter A. Serdijn*


History of dynamic translinear circuits



[Adams, AES '79]







[Seevinck, EL '90]



[Frey, IEE-G'93]

Wouter A. Serdijn 3




Signal-to-noise ratio versus dynamic range

- The (maximal) signal-to-noise ratio (SNR) equals the (maximal) ratio of the signal power and the noise power *at the same time*
- The dynamic range (DR) equals the ratio of the maximal signal power and the noise power in the absence of any signals
- The maximal signal power is given by an application-specific specification of the distortion level

Quality aspects

- Signal-to-noise ratio and dynamic range
- Bandwidth
- Low power
- Low voltage
- Controllability
- Integrability

Noise in translinear integrators (II)




The translinear integrator including its (additive) noise sources

$$S_y(\omega, t) = \frac{S_x(\omega, t)}{\omega^2} + \frac{S_{e_1}(t)}{\omega^2} + S_{e_2}(t) \cdot \frac{E_x[G^2(x, t)]}{\omega^2} + S_{e_3}(t) \cdot \frac{E_x[G^2(x, t)]}{\omega^2} + S_{e_4}(t)$$

$$G_1(x, t) = \frac{x(t)}{G_2(x, t)} = \frac{df}{dv} \left[F^{-1} \left[\int_i x(\tau) d\tau \right] \right] \Rightarrow \text{Signal} \times \text{noise intermodulation}$$

Noise in translinear integrators (I)



general block diagram of a translinear integrator

$$x(t) = \frac{dy(t)}{dt} = \frac{dy(t)}{dv(t)} \cdot \frac{dv(t)}{dt} = \frac{df}{dv} [v(t)] \cdot \frac{dv(t)}{dt}$$




Noise

- Noise in linear circuits:
 - Is wide-sense stationary
 - Can be represented by independent noise sources
 - Can be transformed independently of the signal
- Noise in non-linear circuits:
 - Is non-stationary
 - Must be modeled by signal-dependent noise sources
 - Noise \ll signal \Rightarrow linear time-varying approximation

Non-stationary noise

- Multiplication of currents \Rightarrow signal \times noise intermodulation (aliasing)





$$(I_1 + i_1)(I_3 + i_3) = (I_2 + i_2)(I_4 + i_4) \cdot \exp\left(\frac{v_3 + v_6 + v_7 + v_8}{U_T}\right)$$

- Noise level increases with the signal power
- Saturation of the SNR

Wouter A. Sredijn 14

Dynamic translinear noise


$\bullet \text{SNR}_0 \sim I_C$
 $\bullet \Omega_2 \text{ and } \Omega_3 \text{ determine } \text{SNR}_{\text{max}}$

$$\frac{I_o^2}{2} \cdot \frac{I_o}{2CU_T} = \frac{CU_T}{q}$$

Collector current power
 Noise power spectral density
 Noise bandwidth

Wouter A. Sredijn 15

Noise in class AB



- Signal \gg bias current \Rightarrow noise behavior strongly non-linear \Rightarrow DR $>$ SNR_{max}
- Harmonic decomposition into two class-AB signals requires a good matching of both signal paths to prevent distortion

Wouter A. Sredijn 16

Photograph




Breadboard realization.
For biasing purposes the integrator is enclosed in a unity-feedback configuration

Wouter A. Seddijn

17

Experimental results (I)



Wouter A. Seddijn

18

Experimental results (II)

Quantity	Value	Comment
Cutoff frequency	1.6 kHz	$C = 100 \text{ nF}$, $f_r = 26 \text{ nA}$, room temperature
Maximum SNR	63 dB	for 1-kHz, 400-nA (RMS) input signal and 2 % output THD
Dynamic range	76 dB	ditto
Supply voltage	3.3 V	
Quiescent current	310 nA	

Wouter A. Seddijn

19

Quality aspects: signal-to-noise ratio and dynamic range

- The fundamental limit of DTL circuits, $\text{SNR}_{\text{DTL,max}} = CU_p/q = CU_p^2/kT$, is always smaller than the fundamental limit of linear circuits, $\text{SNR}_{\text{lin,max}} = CV_{\text{DD}}^2/4kT$
- Class-AB operation extends the dynamic range of DTL circuits at the upper side
- Due to out-of-band signals, the SNR deteriorates. Therefore, DTL filters are better suited for shapping than for selection.

Quality aspect	DTL (class A)	DTL (class AB)	linear
SNR	-	++	+
DR	-	++	+

Wouter A. Seddijn

20



Bandwidth

- Bandwidth of linear circuits:
 - Independent of the signal
 - Eigenvalues are equivalent to poles
 - Stability and frequency behavior are equivalent
- Bandwidth of non-linear circuits
 - Depends on the signal
 - Eigenvalues and poles are not equivalent
 - Stability and frequency behavior are not equivalent

Wouter A. Sedijn

21

Quality aspect: bandwidth (I)

$$I_{in} + \frac{C_{par} U_T}{I_O} \left(\frac{I_{in, out} - i_{out, in}}{I_{in}} \right) = \frac{C U_T}{I_O} i_{out} + I_{out}$$

additional non-linear term resulting from C_{par}

Wouter A. Sedijn

22

Bandwidth (II)

- In DTL circuits, the voltage excursions are small \Rightarrow effects of parasitic capacitances are reduced \Rightarrow relatively wide bandwidth operation

Quality aspect	DTL	MOSFET-C	gm-C
Bandwidth	+	-	++

Quality aspect: low power

- A high functional density
- No resistors \Rightarrow especially interesting for ultra low power

An RMS-DC converter: square-rooting and lowpass filtering in a six-transistor dynamic-translinear core

Wouter A. Sedijn

24



Quality aspect: low voltage

- In DTL circuits, the voltage excursions are small \Rightarrow beneficial in a low-voltage environment
- The supply voltage of DTL circuits must be larger than one junction voltage and two current-source voltage drops $\Rightarrow 1V$

Quality aspect	DTL	MOSFET-C	gm-C
Low voltage	+	-	+

Wouter A. Sedljin

25

Quality aspect: controllability

- DTL filters are easily controlled by currents over a wide range of parameters
 - Good designability
 - Standard cells
 - Programmable building blocks

Wouter A. Sedljin

26

Quality aspect: integratability

- In DTL circuits, only three types of components are required:
 - Well-matched, purely-exponential transistors
 - Large-gain, high- f_T transistors
 - Capacitors
- Thus
 - Possible to implement linear or non-linear polynomial differential equations, using only transistors and capacitors
 - A high functional density
 - No resistors \Rightarrow especially interesting for ultra low power

Wouter A. Sedljin

27

Quality aspects of dynamic translinear circuits in general

Quality aspect	ranking	comment
SNR/CNR	-	for large input currents the SNR saturates
DR	++	due to companding the DR can be very high
Linearity	+	exponential over a wide range of currents
Bandwidth	+	high functional density
Low power	+	high functional density
Low voltage	++	minimum voltage loss over the devices
Controllability	++	all parameters are current-controlled
Integratability	++	only transistors and capacitors are required

Wouter A. Sedljin



28



Application areas

- Filters [almost every conference, workshop or colloquium] for shaping, not for selection. E.g., a reconstruction filter
- RMS-DC converter [ESSCIRC'96, JSSC'97]
- Oscillator [ESSCIRC'97, JSSC'98]
- Phase detector [Payne et al., El. Lett. 1997]
- Infra-red front-end (amplifier and AGC function)
- QPSK demodulator (quadrature oscillator, mixing and filtering of I and Q) [ISCAS'99]
- Subminiature hearing-aid adapter [ISCAS'00]
- Artificial dendrite (DTL Hodgkin-Huxley)

Wouter A. Serdijn
29



Transformations (I)

$$w = \frac{I_F}{I_{O1}}$$

$$x = \frac{I_{in}}{I_{O1}}$$

$$y = \frac{I_D}{I_{O1}}$$

$$z = \frac{I_{osc}}{I_{O1}}$$

Wouter A. Serdijn
32

Transformations (II)

$$\frac{d}{dt} = \frac{C_1 V_T}{I_{O1}} \frac{d}{dt}$$

- Time (t) is inversely proportional to current I_{O1}
- I_{O1} must be proportional to the absolute temperature (PTAT) to eliminate the influence of the temperature on the PLL

Wouter A. Serdijn

33

Transformations (I + II)

$$C_1^2 V_T^2 \ddot{I}_{osc} + C_1 V_T I_F f(I_{osc}, I_F) \dot{I}_{osc} + I_F^2 I_{osc} = 0$$

$$C_2 V_T I_F - a C_2 V_T I_D - I_D I_{O1} = 0$$

$$I_D - I_{in} \operatorname{sgn}(I_{osc}) = 0$$

Wouter A. Serdijn

34

PLL properties

- the 'CCO gain factor' $K_{osc} = 1/V_T C_1$
- the phase detector gain $K_d = 4I_{in} / \pi$
- the loop gain $K = aK_{osc} K_d$
- the natural frequency of the loop, $\omega_n = \sqrt{\frac{K_{osc} K_d I_{O1}}{V_T C_2}}$
- the damping factor $\zeta = \frac{\omega_n a V_T C_2}{I_{O1}}$
- ...

Wouter A. Serdijn

35

Definition of the capacitance currents

- Each capacitance current reduces the order of the differential equation by one, until finally a set of current-mode multivariate polynomials results.

- Result:

$$F I_{cap2} I_F + I_{cap1} (I_{cap2} + I_F)(I_F + I_{osc}) - I_F I_{cap2} (I_F + I_{osc}) - I_F I_{osc} = 0$$

$$I_{cap3} (I_F - a I_D) - I_D I_{O1} = 0$$

$$I_D - I_{in} \operatorname{sgn}(I_{osc}) = 0$$

Wouter A. Serdijn

36



Translinear decomposition (I)

- Aim: always positive collector or drain currents
- Often: parametric decomposition, i.e. introduction of 'intermediate' currents
- F must be a non-linear time-invariant odd-symmetry function of I_{osc} and I_F , whose derivative f with respect to I_{osc} is negative for small values of I_{osc} and positive for large values of I_{osc} . A suitable choice is

$$F = 2I_{osc} - \frac{2GI_{osc}I_F^2}{I_{osc}^2 + I_F^2}$$

Wouter A. Smit

Translinear decomposition (II)

oscillator: $(I_F + I_p - I_Q)I_F = (I_F + I_{cap1})(I_{osc} + I_F)$

$(I_F + I_p)I_F = (I_F + I_{cap2})(I_Q + I_F)$

$I_p = 2I_{osc} - F(I_{osc}, I_F)$

loop filter: $[(1-a)I_D + I_F]I_{O1} = (I_F - aI_D)(I_{cap3} + I_{O1})$


$\left(\frac{I_{O2} + \frac{I_{in}}{2}}{I_{O2} - \frac{I_{in}}{2}} \right) \text{sgn}(I_{osc}) = I_R$

phase detector: $\left(\frac{I_{O2} - \frac{I_{in}}{2}}{I_{O2} + \frac{I_{in}}{2}} \right) \text{sgn}(I_{osc}) = I_S$

$I_D = I_R - I_S$


Wouter A. Smit

Implementation of $I_p(F)$



Wouter A. Smit

Possible biasing arrangement



Wouter A. Smit

Design example: the PLL as an FM detector

- $f_c = 100$ kHz
- $\Delta f = 40$ kHz
- $\zeta = 0.9$ (pull-in time and noise bandwidth), $C_1 = C_2 = 100$ pF, $C_3 = 1$ nF
- Semicustom version (SIC2A) of 2- μ , bipolar IC process (DIMES-02, $h_{fe,NPN} = 100$, $f_{T,NPN} = 7$ GHz, $h_{fe,LFPN} = 80$, $f_{T,LFPN} = 40$ MHz), $G = 5/4$ by design
- Supply voltage: 2 V

Wouter A. Serdijn 41

Circuit diagram

Wouter A. Serdijn 42

Micrograph

Wouter A. Serdijn 43

Measurement results (I)

- $f_c = 100$ kHz:
- Supply voltage: 1.5 V - 5 V
- Current consumption: $17 I_F + 8 I_{O1} = 40 \mu\text{A}$
- Hold-in range: 40 kHz - 150 kHz
- Lock-in range: 55 kHz - 150 kHz

Wouter A. Serdijn 44



