A Low-Voltage Ultra-Low-Power Current-Companding Integrator for Audio Filter Applications

Wouter A. Serdijn, Martijn Broest, Jan Mulder,
Albert C. van der Woerd and Arthur H.M. van Roermund
Delft University of Technology, Faculty of Electrical Engineering/DIMES
Mekelweg 4, 2628 CD Delft, The Netherlands,
phone: +31-15-2781579, fax: +31-15-2785922,
email: W.A.Serdijn@et.tudelft.nl

Abstract: In this paper, the design and measurement of a 1-V current-companding integrator and its application in a controllable second-order lowpass filter for hearing instruments is presented. The filter operates at voltages down to 1 V, consumes only 6 μA and has a dynamic range of 57 dB for a total harmonic distortion below 2 %. Its cutoff frequency is linearly adjustable in octaves from 1.6 to 8 kHz.

1 Introduction

Electronic filters are important building blocks in electronic systems when it comes to the separation of desired signals from other signals and noise by making use of differences in their energy-frequency spectra. Especially in a low-voltage environment, the limited dynamic range of these active circuits is a problem. If also a (frequency) controllable transfer function is required and resistor values become too large for integration, which is the penalty for going to lower and lower currents, the situation becomes even more complicated [1]. It is the quest for a controllable transfer function that produced the idea of "log-domain filtering," first introduced by Adams in 1979 and later thoroughly investigated by Seevinck, Frey, Enz, Tsividis and Mulder et al.

In this paper, a systematic approach to the design of a 1-V, "ultra-low-power," i.e., resistorless, current-companding integrator, which can be considered to be a basic building block of log-domain filters, is presented. In the next section, attention is paid to the key idea behind the companding integrator. Section 3 deals with its implementation in a low-voltage environment. As a design example, Section 4 presents a controllable second-order lowpass filter for hearing instruments, of which the measurements are given in Section 5.

2 Current companding

The starting point of our discussion is the block diagram of a companding integrator, as mentioned by Seevinck in [2]. See Figure 1. This integrator can be considered to be an implementation of a first-order linear differential



Figure 1: General block diagram of a companding integrator

equation $x(t) = dy(t)/dt$ by applying the chain-rule: $x(t) = dy(t)/dt = dy(t)/dv(t) \cdot dv(t)/dt$, $v(t)$ being some internal quantity. Note that this differential equation is completely independent of $v(t)$. Moreover, if $y(t) = F(v(t))$ and F is an expanding function, the variation of v for a given variation of x will be less than for a linear F.

Since the only integratable integrating element is a capacitor, of which the output signal is a voltage, in practice, the internal quantity v will be a voltage. An expanding F will thus result in a reduced voltage swing across the capacitor, which is beneficial in a low-voltage environment.

Low-voltage ultra-low-power analog integrated circuits for preference operate in the current domain, i.e., use current as the information-carrying quantity as much as possible [3]. For this reason, current is the natural choice for the other quantities, i.e., x, y, dv/dt and dy/dv. From this perspective, translinear circuits are the natural choice for implementing the divider function, the expanding function F and its derivative dF/dv.

A very convenient implementation of both F and dF/dv is the exponential relation between the base-emitter voltage V_{BE} and the collector current of a single bipolar transistor. Assuming a bipolar transistor, it follows: $y = F(v) = I_S \exp(V_{BE}/V_T)$ and $dF/dv = I_S \exp(V_{BE}/V_T)/V_T = y/V_T$, I_S and V_T being the saturation current and the thermal voltage kT/q, respectively.

The translinear divider will, basically, consist of four transistors in a translinear loop that implements the function $I_{\text{in}} \cdot I_O = I_{\text{out}} \cdot Cdv/dt$, with I_{in}, I_{out} and Cdv/dt being the input current (x), the output current (y), and the capacitor current (dv/dt), respectively. I_O is a normalizing constant current. Some calculation yields for the input-output relation of this current-companding integrator: $I_{\text{out}} = \frac{I_O}{V_T C} \int I_{\text{in}} dt$. From this expression, it can be deduced that the time constant of the integrator thus can be electronically controlled by means of current I_O.

3 The low-voltage current-companding integrator

A possible, very compact embodiment of a current-companding integrator is presented in [2]. See Figure 2. Although this circuit contains only six NPN transistors, thus indicating its potential to operate up to high



Figure 2: Compact current-companding integrator by Seevinck

frequencies, it also suffers from some major drawbacks.

First, the integrator DC gain A_{DC} is a function of the current gain factor β_F of the output transistors and the ratio I_O/I_{in}: $A_{DC} = dI_{\text{out}}/dI_{\text{in}} \approx \beta_F/\sqrt{8\beta_F I_{\text{in}}/I_O + 16}$. We see that the DC gain is small for small values of β_F and nonlinear for variations of the input current I_{in}.

Second, the circuit's output capability, i.e., the maximum output current that the circuit can deliver, equals I_O, which is also used to control the integrator's time constant. This results in either an unnecessarily increased current consumption or chip area, or a deteriorated dynamic range.

Third, and finally, because of the two base-emitter voltages connected in series between the two supply rails, this integrator is not able to operate at very low supply voltages. Note, that the 1-V constraint also results in giving up the combination of the divider and the output transistors in one circuit.

The first disadvantage can be overcome by connecting a voltage follower in series with the input of the output transistors. Overcoming the other disadvantages implies the use of a different translinear divider.

For a 1-V translinear divider there are two possibilities. Either the four transistors can be connected in "up-down topology," i.e., using the same type of transistor, every base is connected to another base and every emitter is connected to another emitter, or the four transistors can be connected in "alternating topology," i.e., the base of a transistor is connected to another base of the same type of transistor or to an emitter of a transistor of the opposite type.

Of the 16 possible ways to implement the divider in a 1-V current-companding integrator — there are two possible topologies, two transistor types, and four ways to connect the four divider currents I_{in}, I_{out}, Cdv/dt and I_O — we choose the one that is single-ended[1], requires only one additional floating voltage source, is symmetrically biased and has a satisfying high-frequency behavior. The resulting circuit diagram, including the above-mentioned voltage follower, is depicted in Figure 3. The floating voltage source prevents transistor Q_1 from saturating. The



Figure 3: Signal path of the 1-V current-companding integrator with an ideal floating voltage source and an ideal voltage follower

[1]This circuit is also known as the log-antilog multiplier [4]

PNP current mirror with two outputs delivers the two output currents with the correct sign to the divider. It can be seen that I_O no longer determines the maximum signal current the integrator can handle. These currents are determined in the complete filter structure, as described in Section 4.

A suitable implementation of the voltage follower is an ordinary differential pair of which the positive output and the negative input have been connected to each other. A very convenient value for the collector bias currents, I_{bias}, of the differential pair is the geometric mean of the collector bias currents of Q_4 and Q_5. Hence $I_{bias} = \sqrt{I_O B_F \cdot I_{C,Q5}/B_F} = \sqrt{I_O \cdot I_{C,Q5}}$, $I_{C,Q5}$ and B_F being the collector bias current of Q_5 and the transistor current gain factor, respectively.

A suitable embodiment of the floating voltage source, which additionally reduces the influence of base currents in the divider, is an ordinary emitter follower. Again, for the value of its biasing current, I_{ef}, the geometric mean of I_O and $I_{C,Q5}$ is a suitable value. To create some room for the bias source of this emitter follower and for the tail-current source of the voltage follower, an additional voltage source, V_{bias}, has been connected in series with the emitters of Q_1, Q_4 and Q_5. Note that the absolute value of this voltage source is not important since it does not appear in the translinear loop of the divider. 200 mV is a convenient value. The circuit diagram of the complete 1-V current-companding integrator is depicted in Figure 4.



Figure 4: The complete signal path of the 1-V current-companding integrator

4 A design example: a controllable second-order lowpass filter for hearing instruments

The lowpass filter had to fulfill the requirements given in [5]. Starting point of the design is the second-order lowpass leapfrog filter as depicted in Figure 5. This filter operates in the current domain and consists of two



Figure 5: Second-order lowpass leapfrog filter operating in the current domain, consisting of two integrators (H_I)

integrators. The input-output relation H_F of the filter is given by $H_F = i_o/i_i = \frac{2H_I^2}{1+2H_I+2H_I^2}$, H_I being the transfer function of the integrator. With $H_I = I_O/j2\pi CV_T$, this yields a Butterworth lowpass filter with cutoff frequency $f_c = I_O/\pi\sqrt{2}V_T C$. Its circuit diagram is depicted in Figure 6.

Only one bias current source, I_X, is necessary to ensure the correct biasing of the complete filter. Its value determines the maximum signal current the filter can handle and its dynamic range. Since the circuit is biased in class A, the noise sources inside the circuit can be considered to be almost independent of the signal levels inside the filter. To estimate the dynamic range of the filter, the major noise sources inside the filter, i.e., the collector shot noise sources, are shifted to the output. Then, the equivalent output noise power density spectrum is integrated over the total frequency range (from 100 Hz to 8 kHz) and compared to the maximum signal power. For sinusoidal signals, with I_X = 400 nA, I_{bias} = 80 nA, V_{bias} = 200 mV, $I_{in,max}$ = 180 nA (peak value), C = 50 pF, T = 308 K (35 ^{0}C) and I_O = 47 nA (f_c = 8 kHz), this yields a dynamic range of 59 dB. This value has been confirmed by simulations. With respect to the 56-dB dynamic-range requirement, this means for the embodiment of the bias sources that they are not permitted to produce more noise than the signal path of the complete filter. Even in low-voltage applications this requirement is easily met [6].



Figure 6: Circuit diagram of the second-order lowpass filter

5 Semicustom realization and measurements

The control current I_O has been realized by a PTAT current source with a scaled indirect output [1]. The scaled output is generated by a controllable voltage source in series with the emitter of the output transistor. This results in the desired exponential relation between the control quantity and the cutoff frequency of the filter.

All the other biasing currents were derived from two scaled current mirrors with indirect outputs. The embodiment of the voltage source V_{bias} was inspired by the one used in [7] and adapted for our purpose.

The active circuitry of the complete filter has been integrated in the SIC2A semicustom chip, in the DIMES-02 process, fabricated at the Delft Institute of Microelectronics and Submicron Technology. Experiments proved the correct operation of the filter. The filter characteristic is second-order Butterworth with the following specifications:

- supply voltage: down to 1 V
- bandwidth: 0 – 80 kHz
- passband transfer: + 1.6 dB
- stopband attenuation: 30 dB
- cutoff frequency: 1.6 kHz – 8 kHz (linearly adjustable in octaves)
- maximum signal current (at both input and output, total harmonic distortion < 2% from 100 Hz to 8 kHz): 220 nA (peak value)
- dynamic range (with the same conditions as above): 57 dB
- supply current (without biasing circuitry): 6 μA
- total integrated capacitance: 100 pF

Acknowledgements

The authors would like to thank the people of DIMES for processing the semicustom chip. This research was financially supported by the Dutch Technology Foundation (STW), project DEL33.3251.

References

[1] W.A. Serdijn: "The design of low-voltage low-power analog integrated circuits and their applications in hearing instruments," Delft University Press, Delft, 1994.

[2] E. Seevinck: "Companding current-mode integrator: a new circuit principle for continuous-time monolithic filters," Electronics Letters, 22nd November 1990, Vol. 26, No. 24, pp. 2046-2047

[3] W.A. Serdijn, A.C. van der Woerd, A.H.M. van Roermund and J. Davidse: "Design principles for low-voltage low-power analog integrated circuits," Analog Integrated Circuits and Signal Processing 8, July 1995, pp. 115-120.

[4] B. Gilbert: "Current-mode circuits from a translinear viewpoint: a tutorial," in: C. Toumazou, F.J. Lidgey and D.G. Haigh (editors): Analogue IC design: the current-mode approach, Peter Peregrinus, London, 1990.

[5] W.A. Serdijn, A.C. van der Woerd, J. Davidse and A.H.M. van Roermund: "A low-voltage low-power fully-integratable front-end for hearing instruments," IEEE Transactions on Circuits and Systems I, Vol. 42, No. 11, November 1995, pp. 920-932.

[6] W.A. Serdijn, C.J.M. Verhoeven and A.H.M. van Roermund: "Analog IC techniques for low-voltage low-power electronics," Delft University Press, Delft, 1995.

[7] A. van Staveren: "Low-voltage low-power controlled attenuator for hearing aids," Electronics Letters, 22nd July 1993, Vol. 29, pp. 1355-1356.