# Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs

Mehdi Saberi, Reza Lotfi, Member, IEEE, Khalil Mafinezhad, Member, IEEE, and Wouter A. Serdijn, Fellow, IEEE

Abstract—Successive-approximation analog-to-digital converters (SA-ADCs) are widely used in ultra-low-power applications. In this paper, the power consumption and the linearity of capacitive-array digital-to-analog converters (DACs) employed in SA-ADCs are analyzed. Specifically, closed-form formulas for the power consumption as well as the standard deviation of INL and DNL for three commonly-used radix-2 architectures including the effect of parasitic capacitances are presented and the structures are compared. The proposed analysis can be employed in choosing the best architecture and optimizing it in both hand calculations and computer-aided-design tools. Measurement results of previously published works as well as simulation results of a 10-bit 10 kS/s SA-ADC confirm the accuracy of the proposed equations. It will be shown that, in spite of what commonly is assumed, although the total capacitance and the power consumption of those architectures employing attenuating capacitors seem to be smaller than conventional binary-weighted structures, the linearity requirements impose much larger unit capacitance to the structure such that the entire power consumption is larger.

*Index Terms*—Capacitor-based DAC, capacitor matching, DNL, INL, power dissipation, successive approximation ADC.

## I. INTRODUCTION

S UCCESSIVE approximation analog-to-digital converters (SA-ADCs) have recently become very attractive in low-power moderate-resolution/moderate-speed applications such as wireless sensor nodes or implantable biomedical devices due to their minimal active analog circuit requirements and low power consumption [1]–[7]. The conventional structure of an SA-ADC, as shown in Fig. 1, consists of a sample-and-hold (S/H) circuit, a comparator, a successive approximation register (SAR), and a digital-to- analog converter (DAC). The operation of the SA-ADC is as follows. In the sampling phase, the analog input signal is sampled by the S/H circuit (producing  $V_{\rm H}$ ) and does not change during the conversion phase. During the conversion phase, the SAR and control logic perform a binary search algorithm, which constructs the binary word. This binary word is fed through the DAC (producing  $V_{\rm DAC}$ )

M. Saberi, R. Lotfi and K. Mafinezhad are with the Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashad 9177948974, Iran (e-mail: me.saberi@stu-mail.um.ac.ir; rlotfi@ieee.org; mafi@um.ac.ir).

W. A. Serdijn is with the Electronics Research Laboratory, Delft University of Technology, Delft 56101, The Netherlands (e-mail: w.a.serdijn@tudelft.nl).

Digital Object Identifier 10.1109/TCSI.2011.2107214



Fig. 1. Principle of SA-ADC operation.

and compared with the sampled analog input signal  $(V_H)$ . In other words, during the first clock cycle in the conversion phase the comparator defines whether the analog sampled voltage  $(V_H)$  is smaller or greater than  $V_{DAC} = V_{ref}/2$ . Based on this result the most significant bit (MSB) is determined and stored in the SAR. In the second clock cycle, the output of the DAC is increased or decreased by  $V_{ref}/4$  according to the result of the first clock cycle and the second significant bit is found. During the next clock cycles  $V_{\rm DAC}$  tracks  $V_{\rm H}$  until the difference between them becomes less than  $1 V_{\rm LSB}$  where  $V_{\rm LSB}$  is the value of the least-significant-bit voltage. Therefore, after Nclock cycles in the conversion phase, all N bits of the digital word will be ready. It should be noted that in many recent architectures the S/H function is realized by the capacitive DAC itself [5]-[8]. In other words, the capacitive array used in the DAC part also serves as the S/H capacitor.

In an SA-ADC the power is mainly consumed in the DAC, the comparator, the reference buffers and the digital circuits. One of the most important building blocks that determine the accuracy and conversion speed of the converter and also consume most of the overall power dissipation of the SA-ADC, is the DAC [5]. The DAC required in the SA-ADC can be realized in various ways; e.g., capacitor-based DAC [8]–[32], switched-current DAC [33]–[35] or R-2R ladder DAC [36]–[39]. Among these architectures, the capacitor-based DAC has become more popular because of its zero quiescent current. Furthermore, in most technologies resistor mismatch and tolerance are greater than capacitor mismatch and tolerance.

Several structures have been proposed to implement capacitorbased DACs for SA-ADCs for both radix-2 [8]–[25] and non-radix-2 architectures [26]–[28]. In radix-2 capacitivearray DACs, the digital circuit is simple, yet the matching of capacitors in the array is essential; on the other hand, in non-radix-2 architectures, the matching requirement in the capacitive array can be more relaxed but the digital circuit has a larger complexity [28]. Several methods have

Manuscript received July 01, 2010; revised November 07, 2010; accepted December 28, 2010. Date of publication February 10, 2011; date of current version July 27, 2011. This paper was recommended by Associate Editor M. Delgado-Restituto.



Fig. 2. Schematic of an SA-ADC with (a) a CBW DAC (b) a BWA DAC (c) a SBW DAC.

been proposed in literature for implementation of radix-2 capacitive-array DACs, such as conventional binary-weighted capacitive-array DAC [4]–[11], binary-weighted capacitive-array DAC with attenuation capacitor [12]–[15], split binary-weighted capacitive-array DAC [15]–[17], SA-ADC with dual binary-weighted capacitive-array DAC [15]–[17], SA-ADC with dual binary-weighted capacitive-array DAC [18], [19] and C-2C capacitive-array DAC [20]–[23]. All of these radix-2 capacitor-array architectures are based on three fundamental structures, i.e., conventional binary-weighted (CBW) capacitive array, binary-weighted capacitive array with attenuation capacitor (BWA) and split binary-weighted (SBW) capacitive-array DAC, as depicted in Fig. 2. The operation of these architectures will be explained in Section II.

As the energy consumed in charging the capacitors of these capacitor-based DACs is one of the main sources of energy consumption in the ADC and even it determines the lower bound on the ADC energy consumption [5], the main purpose of this paper is to present a comprehensive yet accurate analysis about the power consumption of the capacitive-array DACs due to capacitor switching supplied by the reference voltage source. In order to be able to analyze the power consumption of these structures, one should note that the capacitor switching power consumption is directly proportional to the size of the unit capacitor in the capacitive array [10], [17], [18]. In practice, the smallest possible value for unit capacitor is determined by one of the followings: kT/C noise requirement, capacitor matching, design rules and the size of the parasitic capacitances [10]. The capacitor matching and parasitic capacitances which directly affect non-linearity parameters of the ADC such as integral non-linearity (INL) and differential non-linearity (DNL) are the dominant factors for medium resolutions. Therefore, any comparison between different architectures from power consumption viewpoint cannot be fairly accomplished without comparing their linearity performances. The standard deviations of the INL and the DNL determine the parameters of INL-yield and DNL-yield, important in many applications.

In literature, several useful discussions and analyses have been presented about the power consumption of the capacitive DACs used in SA-ADCs [10], [16], [17], [24]. In [16] and [17] a modified structure and switching algorithm (called as SBW in this paper) has been proposed. Only using a comparative discussion, it has been shown that the power consumption in the SBW architecture is smaller compared to CBW architecture; however, the power consumption of the entire DAC has not been calculated. For the CBW structure, a formula is presented in [10] for a special case of 8 bits with some limiting approximations. But there have not been any attempts to analyze the capacitor switching power consumption for the BWA structure. This paper presents a comprehensive and accurate analysis for the power consumption of the CBW structure and also for the BWA and SBW structures. These calculations have been done for both structures with and without explicit use of S/H circuits.

As for the linearity (i.e., INL/DNL) of the capacitive-array DACs, some useful discussions have been presented as well [16], [25]. In [16] an interesting approach for calculating the standard deviation of the INL and DNL of the CBW and SBW structures has been presented. But there have not been any attempts to analyze the linearity behavior for the BWA structures.

As discussed in this paper it will be shown that if the linearity performance is also considered, the BWA structure is inferior compared to the CBW and SBW structures from the power consumption viewpoint. This fact that is usually overlooked by circuit designers is due to the reduced size of the capacitors in this structure. In addition, presented closed-form formulas for the power consumption and the linearity can be employed in both hand calculations and computer-aided-design tools to optimize the structure and the capacitor values of capacitive DACs. Furthermore, in this paper the effect of the parasitic capacitances on the power consumption and the linearity performance is analyzed and discussed.

The rest of this paper is organized as follows. In Section II the power consumption of the capacitor-based DAC due to capacitor switching will be analyzed. Section III presents a statistical comparative analysis for INL and DNL characteristics of SA-ADCs employing the capacitive-array DACs. Section IV presents the simulation results of our design as well as measurement and simulation results of other published works which verify the accuracy of the proposed closed-form equations. In addition, in this section a comprehensive comparison between three commonly-used architectures will be presented. Finally the paper is concluded in Section V.

## II. POWER CONSUMPTION OF CAPACITIVE-ARRAY DAC DUE TO CAPACITOR SWITCHING

In this section, the power consumption of the DAC part of an SA-ADC with a radix-2 capacitive-array structure due to capacitor switching, supplied by the reference voltage ( $V_{ref}$ ), will be calculated. These calculations will be performed for the three different architectures depicted in Fig. 2 being CBW, BWA, and SBW structures. Although many recent structures of SA-ADCs have realized the S/H circuit by capacitive-array DAC, for simplicity in calculations, in subsections A-C the structures with an additional S/H circuit are analyzed. Then in subsection D, it will be shown that both structures, with and without additional S/H circuit, consume the same amount of switching power. Note that the effect of parasitic capacitors is excluded from the analysis in subsections A-C. It will be addressed in subsection E.

#### A. Conventional Binary-Weighted Capacitive Array (CBW)

The conventional structure of an SA-ADC with a binaryweighted capacitive-array DAC, as shown in Fig. 2(a), consists of a S/H circuit, a comparator, an SAR, and a binaryweighted capacitive-array DAC [8]-[11]. In the sampling phase, the analog input signal is fed through a S/H circuit, so that the sampled voltage does not change during the entire conversion phase. In the conversion phase, during the first clock cycle, the MSB capacitor  $(C_1)$  is connected to  $V_{ref}$  with the remaining capacitors connected to ground. The comparator determines if the sampled voltage  $(V_H)$  is larger or smaller than the output voltage of the capacitive-array DAC (i.e., V<sub>DAC</sub> that equals  $0.5V_{ref}$  in this clock cycle). Therefore, the MSB bit (D<sub>1</sub>) is determined and stored in the SAR. During the second clock cycle,  $C_2$  is connected to  $V_{ref}$ ,  $C_1$  is connected to  $D_1V_{ref}$  ( $C_1$  connected to ground if  $D_1 = 0$ , else  $C_1$  remains connected to  $V_{ref}$ ) and the remaining capacitors will be connected to ground. Therefore,  $V_H$  is compared with  $V_{DAC} = 0.25 V_{ref}$  (if  $D_1 = 0$ ) or  $V_{DAC} = 0.75 V_{ref}$  (if  $D_1 = 1$ ) and the second significant bit  $(D_2)$  is determined. This procedure is repeated until all N bits are found.

The power consumption of the reference voltage supply  $(V_{ref})$  due to capacitor switching for an N-bit SA-ADC can be calculated according to [10]

$$P_{V_{\text{ref}}} = \frac{V_{\text{ref}}}{T_s} \sum_{i=1}^N Q_i \tag{1}$$

where  $T_s$  represents the time period during which a sample is converted and  $Q_i$  is the total charge that  $V_{ref}$  supplies to the capacitive-array DAC during the *i*th clock cycle in the conversion phase. In most structures, one clock cycle is allocated for the sampling phase and N clock cycles for the conversion phase. Thus,  $T_s = (N + 1)/f_{clk}$  where  $f_{clk}$  is the clock frequency of the SA-ADC. According to the above discussion on the CBW structure operation,  $Q_i$  can be calculated at each clock cycle according to

$$Q_{1} = C_{1}[(V_{ref} - V_{DAC_{1}}) - (0 - 0)]$$

$$Q_{2} = C_{2}[(V_{ref} - V_{DAC_{2}}) - (0 - V_{DAC_{1}})]$$

$$+ C_{1}D_{1}[(V_{ref} - V_{DAC_{2}}) - (V_{ref} - V_{DAC_{1}})]$$

$$Q_{3} = C_{3}[(V_{ref} - V_{DAC_{3}}) - (0 - V_{DAC_{2}})]$$

$$+ (C_{1}D_{1} + C_{2}D_{2})$$

$$\times [(V_{ref} - V_{DAC_{3}}) - (V_{ref} - V_{DAC_{2}})]$$
(2)

Similar deduction leads to a more general expression for the *i*th clock cycle as

$$Q_{i} = C_{i} [(V_{ref} - V_{DAC_{i}}) - (0 - V_{DAC_{i-1}})] + \left(\sum_{j=1}^{i-1} C_{j} D_{j}\right) [(V_{ref} - V_{DAC_{i}}) - (V_{ref} - V_{DAC_{i-1}})] = C_{i} V_{ref} + \left(C_{i} + \sum_{j=1}^{i-1} C_{j} D_{j}\right) (V_{DAC_{i-1}} - V_{DAC_{i}})$$

$$i \ge 2 \quad (3)$$

where the value of V<sub>DAC</sub>, i and C<sub>i</sub> are given by

$$C_i = 2^{N-i}C_0, \quad C_{\text{total}} = C_0 + \sum_{i=1}^N C_i$$
 (4)

$$V_{\text{DAC}_i} = \frac{C_i + \sum_{j=1}^{i-1} C_j D_j}{C_{\text{total}}} V_{\text{ref}}$$
(5)

where  $C_0$  is the capacitance of the unit capacitor.

By combining (5) and (4) with (3),  $Q_i$  can be rewritten as

$$Q_{i} = 2^{N} C_{0} V_{\text{ref}} \times \left\{ \frac{1}{2^{i}} + \frac{2^{N} C_{0}}{C_{\text{total}}} \left( \frac{1}{2^{i}} + \sum_{j=1}^{i-1} \frac{D_{j}}{2^{j}} \right) \left( \frac{1}{2^{i}} - \frac{D_{i-1}}{2^{i-1}} \right) \right\}$$
(6)

and the total charge that  $V_{\rm ref}$  supplies to the capacitive-array DAC can be calculated from

$$\sum_{i=1}^{N} Q_{i}$$

$$= Q_{1} + \sum_{i=2}^{N} Q_{i}$$

$$= 2^{N}C_{0}V_{\text{ref}}\left(\frac{1}{2}\right) + 2^{N}C_{0}V_{\text{ref}}$$

$$\times \left\{ \sum_{i=2}^{N} \frac{1}{2^{i}} + \sum_{i=2}^{N} \frac{1}{2^{2i}} + \sum_{i=2}^{N} \left(\frac{1}{2^{i}} \sum_{j=1}^{i-1} \frac{D_{j}}{2^{j}}\right) - \sum_{i=2}^{N} \left(\frac{D_{i-1}}{2^{i-1}} \sum_{j=1}^{i-1} \frac{D_{j}}{2^{j}}\right) - \sum_{i=2}^{N} \left(\frac{1}{2^{i}} \frac{D_{i-1}}{2^{i-1}}\right) \right\}.$$
(7)

In the above equation, the first term is related to  $Q_1$  (i.e., the charge consumed in the first clock cycle) calculated from (2).

In order to simplify (7), the following relations can be used

$$\sum_{i=2}^{N} \left( \frac{1}{2^{i}} \sum_{j=1}^{i-1} \frac{D_{j}}{2^{j}} \right) = \sum_{i=1}^{N-1} \left( \frac{D_{i}}{2^{i}} \right)^{2} - \left( \frac{1}{2} \right)^{N} \sum_{i=1}^{N-1} \frac{D_{i}}{2^{i}}$$
$$\sum_{i=2}^{N} \left( \frac{1}{2^{i}} \frac{D_{i-1}}{2^{i-1}} \right) = \frac{1}{2} \sum_{i=1}^{N-1} \left( \frac{D_{i}}{2^{i}} \right)^{2}$$
$$\sum_{i=2}^{N} \left( \frac{D_{i-1}}{2^{i-1}} \sum_{j=1}^{i-1} \frac{D_{j}}{2^{j}} \right) = \frac{1}{2} \left( \sum_{i=1}^{N-1} \frac{D_{i}}{2^{i}} \right)^{2} + \frac{1}{2} \sum_{i=1}^{N-1} \left( \frac{D_{i}}{2^{i}} \right)^{2}.$$
(8)

Using (8) and (7) in (1) and after simplification, it can be concluded that the power that the reference voltage source ( $V_{ref}$ ) supplies to the capacitive-array DAC, denoted by  $P_{V_{ref}}$  is

$$P_{V_{\rm ref}} \approx \frac{2^{N} f_{\rm clk} C_{0}}{N+1} \\ \times \left\{ \left( \frac{5}{6} - \left( \frac{1}{2} \right)^{N} - \frac{1}{3} \left( \frac{1}{2} \right)^{2N} \right) V_{\rm ref}^{2} \\ - \frac{1}{2} V_{\rm in}^{2} - \left( \frac{1}{2} \right)^{N} V_{\rm in} V_{\rm ref} \right\}.$$
(9)

where  $V_{\text{in}} = \sum_{i=1}^{N} (D_i)/(2^i)V_{\text{ref}}$  is the equivalent analog voltage of the corresponding digital word. The accuracy of this equation will be verified in Section IV.

# *B. Binary-Weighted Capacitive Array With Attenuation Capacitor (BWA)*

As demonstrated in the previous section, the power consumption of an SA-ADC due to capacitor switching is proportional to the total capacitance of the capacitive-array DAC. In addition, the major speed limitation of an SA-ADC is often related to the *RC* time constant composed by the value of the capacitance of the capacitor array and the resistance of the reference ladder and switches. On the other hand, in the CBW structure, the total capacitance rises exponentially with the ADC resolution leading to an exponential increase in the power consumption and *RC* time constant.

In literature, several attempts have been made to solve this problem. One of the most popular solutions is to employ an attenuating capacitor in the binary-weighted capacitor array [12]–[15] to split the capacitor array into k MSBs and m = N - k LSBs as shown in Fig. 2(b). Therefore, the values of the capacitors related to the MSBs are decreased by a factor of  $2^{m}$  in comparison to the conventional architecture. Thus, the power consumption and the *RC* time constant of DAC will be decreased. Note that the switching sequence of this architecture is similar to that of the CBW structure. The value of each capacitor is given by

$$C_{i} = \begin{cases} 2^{k-i}C_{0} & 1 \le i \le k\\ 2^{N-i}C_{0} & k+1 \le i \le N \end{cases}$$
$$C_{A} = \frac{2^{m}}{(2^{m}-1)}C_{0}$$
(10)

and also

$$C_{k_{\text{total}}} = \sum_{i=1}^{k} C_i = (2^k - 1)C_0$$
$$C_{m_{\text{total}}} = C_0 + \sum_{i=k+1}^{N} C_i = 2^m C_0.$$
 (11)

In order to calculate the overall power consumption of this structure due to capacitor switching, the total charge that  $V_{ref}$  supplies to the capacitive-array DAC during the k-bit MSB and m-bit LSB conversions will be calculated separately and then used in (1).

As is clear from Fig. 2(b), all capacitors related to the *m*-bit LSBs are connected to ground during the *k*-bit MSB conversions. Therefore, the equivalent capacitance of the series combination of  $C_A$  and the LSB capacitors is equal to a unit capacitor ( $C_0$ ) and the power calculation is the same as a *k*-bit CBW structure with a unit capacitor of  $C_0$ . Hence, from (9) it follows that

$$\sum_{i=1}^{k} Q_i = 2^k C_0 V_{\text{ref}}$$

$$\times \left\{ \frac{5}{6} - \left(\frac{1}{2}\right)^k - \frac{1}{3} \left(\frac{1}{4}\right)^k - \frac{1}{2} \left(\sum_{i=1}^{k-1} \frac{D_i}{2^i}\right)^2 - \left(\frac{1}{2}\right)^k \sum_{i=1}^{k-1} \frac{D_i}{2^i} \right\}.$$
(12)

For calculating the total charge consumption during the *m*-bit LSB conversions, one must consider that each of the *k*-bit MSB capacitors is connected to either  $V_{ref}$  or ground based on the value of  $D_i$  (i.e., the corresponding *i*th digital bit  $(1 \le i \le k))$  already determined during the previous clock cycles. Similarly for a conventional structure, the charge consumption in each clock cycle is obtained from

$$Q_{i} = C_{i}V_{\text{ref}} + \left(C_{i} + \sum_{j=k+1}^{i-1} C_{j}D_{j}\right)(V_{X_{i-1}} - V_{X_{i}}) + \left(\sum_{j=1}^{k} C_{j}D_{j}\right)(V_{\text{DAC}_{i-1}} - V_{\text{DAC}_{i}}), \quad i \ge k+1 \quad (13)$$

where  $\mathrm{V}_{x,i}$  and  $\mathrm{V}_{DAC,i},$  (node voltages annotated in Fig. 2(b)) are given by

$$V_{X_i} = \left(\frac{C_i + \sum_{j=k+1}^{i-1} C_j D_j}{C_{m_{\text{total}}} + C_A || C_{k_{\text{total}}}} + \frac{\sum_{j=1}^k C_j D_j}{C_{k_{\text{total}}} + C_A || C_{m_{\text{total}}}} \times \frac{C_A}{C_A + C_{m_{\text{total}}}}\right) V_{\text{ref}}$$
nd
$$(14)$$

and

$$V_{\text{DAC}_{i}} = \left(\frac{C_{i} + \sum_{j=k+1}^{i-1} C_{j}D_{j}}{C_{m_{\text{total}}} + C_{A} || C_{k_{\text{total}}}} \times \frac{C_{A}}{C_{A} + C_{k_{\text{total}}}} + \frac{\sum_{j=1}^{k} C_{j}D_{j}}{C_{k_{\text{total}}} + C_{A} || C_{m_{\text{total}}}}\right) V_{\text{ref}}.$$
(15)

Substituting (14) and (15) in (13) and following a similar procedure as for the CBW structure, the total charge consumption during the *m*-bit LSB conversions can be also obtained. Thus, it can be shown that the overall capacitor switching power consumption can be calculated from (16), shown at the bottom of the page. As discussed later in Section IV, it can be shown that the power consumption is minimal if m = k = N/2 (assuming *N* is even). For this case and for large values of *N*, (16) can be simplified to

$$P_{V_{\text{ref}}} \approx \frac{\frac{2^{\frac{N}{2}} f_{\text{clk}} C_0 V_{\text{ref}}^2}{N+1}}{\times \left\{ \frac{10}{6} - \frac{1}{2} \left( \sum_{i=1}^{\frac{N}{2}-1} \frac{D_i}{2^i} \right)^2 - \frac{1}{2} \left( \sum_{i=1}^{\frac{N}{2}-1} \frac{D_{\frac{N}{2}+i}}{2^i} \right)^2 \right\}.$$
 (17)

Simulations show that the approximation error of (17) compared to (16) for  $N \ge 8$  and for a sinusoidal input is less than 4%.

#### C. Split Binary-Weighted Capacitive Array (SBW)

Another structure and switching sequence has been proposed for the capacitive-array DAC to reduce the power consumption due to capacitor switching in [16], [17]. The structure is a split binary-weighted (SBW) capacitive-array DAC as depicted in Fig. 2(c). In this structure, the MSB capacitor ( $C_1$ ) of the CBW architecture has been realized as a capacitive binary-weighted sub-array (to be called MSB sub-array) exactly similar to the rest of the main array. Hence, the capacitor values of these two arrays are calculated from

$$C_i = C_{1,i} = 2^{N-i}C_0 \quad 2 \le i \le N$$
(18)

The switching algorithm of this structure is modified as follows. In the first clock cycle of the conversion phase, all capacitors of the MSB sub-array  $(C_{1,2} \dots C_{1,N}, C_{1,0})$  are connected to  $V_{ref}$  and the other capacitors are connected to ground. Hence, the input sampled signal  $(V_H)$  is compared with  $V_{DAC} = 0.5 V_{ref}$  and the result is stored in the SAR (D<sub>1</sub>). In the second clock cycle, based on  $D_1$ , the output of the DAC  $(V_{DAC})$  must be increased to 0.75  $V_{ref}$  if  $D_1 = 1$  (up transition) or decreased to 0.25  $V_{ref}$  if  $D_1 = 0$  (down transition). In the up transition, similarly as for the CBW structure, the main sub-array remains connected to  $V_{ref}$  and also  $C_2$  is connected to  $V_{ref}$ . But the difference in the switching sequence appears in the down transition where, in the CBW structure, all capacitors of main sub-array or  $C_1$  are discharged to ground and  $C_2$  is connected to V<sub>ref</sub> but in this modified structure, half of the MSB sub-array capacitors  $(C_{1,2})$  are connected back to ground leaving other capacitors of the MSB sub-array connected to  $V_{\rm ref}$  and the rest unchanged. And this procedure is repeated until all N bits are found. In other words, in each clock cycle if a "down" transition is required, only some of the MSB sub-array capacitors already connected to  $V_{\rm ref}$  are discharged to ground while all other capacitors remain unchanged. This algorithm will therefore lead to considerable power saving.

In order to calculate the power consumption of this structure due to capacitor switching, the charge consumed from  $V_{\rm ref}$  in each clock-cycle  $Q_i$  can be found as

$$Q_{1} = (C_{1,2} + C_{1,3} + \dots + C_{1,N} + C_{1,0})[(V_{ref} - V_{DAC_{1}}) - (0 - 0)]$$

$$Q_{2} = (C_{1,3} + \dots + C_{1,N} + C_{1,0})[(V_{ref} - V_{DAC_{2}}) - (V_{ref} - V_{DAC_{1}})] + D_{1} \begin{pmatrix} C_{2}[(V_{ref} - V_{DAC_{2}}) - (0 - V_{DAC_{1}})] \\ + C_{1,2}[(V_{ref} - V_{DAC_{2}}) - (V_{ref} - V_{DAC_{1}})] \end{pmatrix}$$

$$Q_{3} = (C_{1,4} + \dots + C_{1,N} + C_{1,0})[(V_{ref} - V_{DAC_{3}}) - (V_{ref} - V_{DAC_{2}})] + D_{1}((C_{2} + C_{1,2})[(V_{ref} - V_{DAC_{3}}) - (V_{ref} - V_{DAC_{2}})] + D_{1}((C_{2} + C_{1,2})[(V_{ref} - V_{DAC_{3}}) - (V_{ref} - V_{DAC_{2}})] + D_{2} \begin{pmatrix} C_{3}[(V_{ref} - V_{DAC_{3}}) - (0 - V_{DAC_{2}})] \\ + C_{1,3}[(V_{ref} - V_{DAC_{3}}) - (V_{ref} - V_{DAC_{2}})] \end{pmatrix}$$
(19)

Similar deduction leads to a more general expression for the *i*th clock cycle as

$$Q_{i} = \left(\sum_{j=1}^{i-1} D_{j}(C_{j+1} + C_{1,j+1}) + \sum_{j=i+1}^{N} C_{1,j} + C_{1,0}\right) \times (V_{\text{DAC}_{i-1}} - V_{\text{DAC}_{i}}) + D_{i-1}C_{i}V_{\text{ref}}, \quad i \ge 2 \quad (20)$$

where  $V_{DAC,i}$  is the output of DAC at *i*th clock-cycle and is obtained from (5). Also from (5) it is clear that

$$V_{\text{DAC}_{i-1}} - V_{\text{DAC}_i} = \left(\frac{1}{2^i} - \frac{D_{i-1}}{2^{i-1}}\right) V_{\text{ref}}.$$
 (21)

Now, similarly as for the conventional structure and using (8), it can be shown that  $P_{V_{\text{ref}}}$  is obtained from

$$P_{V_{\text{ref}}} \approx \frac{f_{\text{clk}} 2^N C_0}{N+1} \times \left\{ \left( \frac{1}{3} - \frac{1}{3} \left( \frac{1}{4} \right)^N \right) V_{\text{ref}}^2 - \frac{1}{2} V_{\text{in}}^2 + \left( \frac{1}{2} - \left( \frac{1}{2} \right)^N \right) V_{\text{in}} V_{\text{ref}} \right\}$$
(22)

The accuracy of this equation will be verified in Section IV as well.

$$P_{V_{\text{ref}}} = \frac{f_{\text{clk}}C_{0}V_{\text{ref}}^{2}}{N+1} \begin{pmatrix} 2^{k} \left\{ \frac{5}{6} - \left(\frac{1}{2}\right)^{k} - \frac{1}{3}\left(\frac{1}{4}\right)^{k} - \frac{1}{2}\left(\sum_{i=1}^{k-1}\frac{D_{i}}{2^{i}}\right)^{2} - \left(\frac{1}{2}\right)^{k}\sum_{i=1}^{k-1}\frac{D_{i}}{2^{i}} \right\} \\ + 2^{m} \left\{ 1 - \left(\frac{1}{2}\right)^{m} + \frac{2^{m}C_{0}}{C_{m_{\text{total}}} + C_{A} \| C_{k_{\text{total}}}} \left(\frac{1}{12} - \frac{1}{3}\left(\frac{1}{4}\right)^{m} - \frac{1}{2}\left(\sum_{i=1}^{m-1}\frac{D_{k+i}}{2^{i}}\right)^{2} - \left(\frac{1}{2}\right)^{m}\sum_{i=1}^{m-1}\frac{D_{k+i}}{2^{i}}\right) \\ + 2^{-m} \left\{ \sum_{j=1}^{k}\frac{D_{j}}{2^{j}}\right) \left(\frac{1}{2} - \left(\frac{1}{2}\right)^{m} - \sum_{i=1}^{m-1}\frac{D_{k+i}}{2^{i}}\right) + \frac{1}{2}\left(\frac{1 - D_{k}}{2^{k}}\left(\frac{C_{A}}{C_{A} + C_{m_{\text{total}}}}\right) - \frac{2^{m-1}C_{0}}{C_{m_{\text{total}}} + C_{A} \| C_{k_{\text{total}}}}\right) \right\} \end{pmatrix}$$

$$(16)$$



Fig. 3. Conventional SA-ADC without additional S/H circuit.

#### D. Structures Without an Explicit S/H Circuit

The structures discussed above have employed an additional S/H circuit. However, all three structures mentioned above (i.e., CBW, BWA and SBW) can be used without an additional S/H circuit as shown in Fig. 3 [5]–[8], [13]–[17]. In other words, the S/H function can be realized by the capacitive DAC itself. The operation of these architectures is as follows. In the sampling phase, switch  $S_a$  is closed and  $S_b$  is connected to the input voltage so that the input voltage is sampled on all the capacitors. In the switching sequence of the capacitors is exactly the same as their counterparts in Fig. 2. In each clock cycle the subtraction of the DAC voltage from the input voltage is compared with zero as

$$V_{\rm out} = -V_{\rm in} + V_{\rm DAC} \tag{23}$$

where  $V_{DAC}$  is obtained from (5).

In these structures since the switching point of the comparator is independent of the input signal, there is no need for a rail-torail input common-mode range of the comparator thus avoiding the problem caused by variation of the comparator offset with the input level. On the other side, the input capacitance of the ADC is determined by the entire capacitive array (which can be larger than the previous architectures for matching-limited cases).

The power consumed by the capacitor switching of these structures where the S/H function is performed by the capacitive matrix, will be shown to be similar to their counterparts with explicit S/H circuits, even if the initial charge of the capacitive matrix provided by the input signal is not ignored. This is due to the fact that although the initial charge is different, the voltage changes across the capacitors are the same for two different cases. For example, in the CBW structure and for instance for the first two cycles, the required charge supplied by the reference voltage source is obtained from

$$Q_{1} = C_{1}[(V_{\text{ref}} - (-V_{\text{in}} + V_{\text{DAC}_{1}})) - (0 - (-V_{\text{in}}))]$$

$$= C_{1}[(V_{\text{ref}} - V_{\text{DAC}_{1}})] \qquad (24)$$

$$Q_{2} = C_{2}[(V_{\text{ref}} - (-V_{\text{in}} + V_{\text{DAC}_{2}})) - (0 - (-V_{\text{in}} + V_{\text{DAC}_{2}}))]$$

$$+ C_{1}D_{1}[(V_{\text{ref}} - (-V_{\text{in}} + V_{\text{DAC}_{2}})) - (V_{\text{ref}} - (-V_{\text{in}} + V_{\text{DAC}_{1}}))]]$$

$$= C_{2}[(V_{\text{ref}} + V_{\text{DAC}_{2}}) - (0 - V_{\text{DAC}_{1}})]$$

$$+ C_{1}D_{1}[(V_{\text{ref}} - V_{\text{DAC}_{2}}) - (V_{\text{ref}} + V_{\text{DAC}_{1}})].$$

As can be seen, there is no difference between (24) and (2).

Similarly, it can be shown that the required power consumption of the BWA and SBW structures with and without additional S/H circuit consume the same amount of power for charging the capacitors.

#### E. Effect of Parasitic Capacitances on the Power Consumption

In this section the power consumed from the reference voltage due to parasitic capacitances (shown in Fig. 2) in the capacitivearray DACs mentioned above will be discussed. In Fig. 2,  $C_{p,out}$ consists of the entire top-plate parasitic capacitances of the array capacitors, the input parasitic capacitor of the comparator and the parasitic capacitors due to routing metals. On the other hand, there is a parasitic capacitor at the bottom plate of each capacitor, denoted by  $C_{p,i}$  which consists the bottom-plate parasitic capacitances. In Fig. 2(b) (i.e., BWA) there is another parasitic capacitors of the capacitor array, the parasitic routing capacitances and the top-plate parasitic capacitance of the attenuation capacitor.

In order to include the effect of  $C_{p,out}$  in the power consumption in the CBW structure, we only have to replace (5) with the following equation

$$V_{\text{DAC}_i} = \frac{C_i + \sum_{j=1}^{i-1} C_j D_j}{C_{\text{total}} + C_{p,\text{out}}} V_{\text{ref}}.$$
(25)

By a process similar to what has been done in Sub-section A, the overall power consumed when  $C_{p,out}$  exists can be calculated. Subtracting the result from (9), the contribution of  $C_{p,out}$  to the power consumption becomes

$$P_{\text{Parasitic1}} \approx \frac{2^{N} f_{\text{clk}} C_{0}}{N+1} (\varepsilon) \times \left\{ \left(\frac{1}{6} + \frac{1}{3} \left(\frac{1}{2}\right)^{2N}\right) V_{\text{ref}}^{2} + \frac{1}{2} V_{\text{in}}^{2} + \left(\frac{1}{2}\right)^{N} V_{\text{in}} V_{\text{ref}} \right\}$$
(26)

where  $\varepsilon = C_{p,out}/C_{total}$ .

In order to consider the power consumed by  $C_{p,1}$  to  $C_{p,N}$ , in this structure, it should be noted that all switches related to the bottom-plate nodes of the capacitors will be turned on only once during the conversion phase. Thus, the power consumption due to these parasitic capacitances can be calculated from

$$P_{\text{Parasitic2}} \approx \frac{f_{\text{clk}} V_{\text{ref}}^2}{N+1} (C_{p,1} + C_{p,2} + \dots + C_{P,N})$$
(27)

Since  $C_{\rm p,out}$  is usually much smaller than  $C_{\rm total}$ , the excess power consumption due to  $C_{\rm p,out}$  can be neglected. Therefore, the additional power consumption due to parasitic capacitances is dominated by bottom-plate capacitors (i.e.,  $C_{\rm p,1}\text{-}C_{\rm p,N}$ ) and obtained from

$$P_{\text{Parasitic}} = P_{\text{parasitic1}} + P_{\text{parasitic2}} \approx \frac{f_{\text{clk}} V_{\text{ref}}^2}{N+1} 2^N \beta C_0$$
(28)

where  $\beta$  is the ratio of the bottom-plate parasitic capacitance to the main capacitance of each capacitor. By similar deduction, it can be shown that the power consumption overhead due to  $C_{\rm p,out}$  and  $C_{\rm p,x}$  in the other two structures (Fig. 2(b) and (c)) is not considerable. Thus, the power consumed by the parasitic capacitors in the capacitive array with attenuation capacitor can be calculated from (27). For the SBW structure, all switches related to the MSB sub-array capacitors (i.e.,  $C_{\rm p1,2}$  to  $C_{\rm p1,N}$ ) will be turned on at the beginning of the conversion phase and remain on or change back to off according to the mentioned algorithm. Thus, all parasitic capacitances related to these nodes will be charged during the conversion phase only once. But the switches related to the main sub-array capacitors ( $C_{\rm p,2}$  to  $C_{\rm p,N}$ ) may become turned on or remain off according to the algorithm. Hence, the power consumed by parasitic capacitances in this structure can be calculated as

$$P_{\text{Parasitic}} \approx \frac{f_{\text{clk}} V_{\text{ref}}^2}{N+1} \times \left( C_{p1,0} + \sum_{i=2}^N C_{p1,i} + \sum_{i=2}^N C_{p,i} D_{i-1} \right). \quad (29)$$

In summary, it can be concluded (as confirmed by simulations) that the contribution of the parasitic capacitors at moderate speed (with small switches) in the entire power consumption of the capacitive DACs will not be considerable for small values of  $\beta$  (e.g., if  $\beta < 5\%$ , then the excess power consumed due to the parasitic capacitances would be less than 7%).

#### **III. STATIC LINEARITY BEHAVIOR OF THE SA-ADCs**

According to the presented equations in Section II, the power consumption of capacitive-array DACs is directly proportional to the size of the unit capacitor  $(C_0)$  in the capacitive array. In practice, the smallest possible value for  $C_0$  is determined either by the kT/C noise requirement, the required capacitor matching, parasitic capacitance or design rules of the technology. The matching properties of the capacitors as well as the parasitic capacitances which affect the linearity characteristics of the converter such as INL and DNL are dominant factors for medium-resolution ADCs. Therefore, in this section, first a comparative analysis of the linearity of an SA-ADC employing the mentioned DACs due to capacitor mismatch will be presented and the standard deviation of the INL and DNL will be calculated. Then, the effect of parasitic capacitances on the linearity behavior of the structures will be discussed.

# A. INL/DNL Performance of the ADC

In order to analyze the statistical behavior of the linearity metrics (INL and DNL) of the SA-ADC employing capacitive-array DAC structures, each of the capacitors is modeled as the sum of the nominal capacitance value and an error term [16], [25]. Therefore, for the CBW architecture, each capacitor is obtained from

$$C_i = 2^{N-i}C_0 + \delta_i, \quad \sigma_i^2 = E\left[\delta_i^2\right] = 2^{N-i}\sigma_0^2$$
 (30)

where  $C_0$  is the unit capacitance,  $\delta_i$  is a random variable with a zero mean and a variance of  $\sigma_i^2$  and  $\sigma_0$  is the standard deviation of the unit capacitance.

Now, the variance of the INL and DNL of SA-ADC with the CBW and SBW capacitive DAC neglecting the gain error can be calculated from [16]

$$\sigma_{\rm INL,CBW}^{2} \approx 2^{N} \left(\frac{\sigma_{0}}{C_{0}}\right)^{2} \left(\frac{V_{\rm in}}{V_{\rm ref}}\right) \rm LSB^{2}$$
$$\sigma_{\rm DNL,CBW}^{2} \approx 2^{N} \left(\frac{\sigma_{0}}{C_{0}}\right)^{2} \rm LSB^{2}$$
$$\sigma_{\rm INL,SBW}^{2} \approx 2^{N} \left(\frac{\sigma_{0}}{C_{0}}\right)^{2} \left(\frac{V_{\rm in}}{V_{\rm ref}}\right) \rm LSB^{2}$$
$$\sigma_{\rm DNL,SBW}^{2} \approx \frac{2^{N}}{2} \left(\frac{\sigma_{0}}{C_{0}}\right)^{2} \rm LSB^{2}. \tag{31}$$

Using the above method and utilizing (15), one can show that for the SA-ADC with BWA capacitive DAC, the variance of the INL and DNL can be calculated from

$$\sigma_{\text{INL,BWA}}^{2} \approx \left(\frac{\sigma_{0}}{C_{0}}\right)^{2} \frac{V_{\text{ref}}^{2}}{2^{\frac{N}{2}}} \left\{ \sum_{i=1}^{\frac{N}{2}} \frac{D_{i}}{2^{i}} + \frac{1}{2^{\frac{N}{2}}} \sum_{i=1}^{\frac{N}{2}} \frac{D_{\frac{N}{2}+i}}{2^{i}} \right\}$$
$$= 2^{\frac{3N}{2}} \left(\frac{\sigma_{0}}{C_{0}}\right)^{2} \left(\frac{V_{\text{in}}}{V_{\text{ref}}}\right) \text{LSB}^{2}$$
$$\sigma_{\text{DNL,BWA}}^{2} \approx \left(\frac{2^{N/2-1}\sigma_{0}^{2} + \sum_{i=1}^{N/2} 2^{N/2-i}\sigma_{0}^{2}}{2^{N}C_{0}^{2}} + \frac{\sum_{i=2}^{2} 2^{N/2-i}\sigma_{0}^{2}}{2^{N}C_{0}^{2}} \times \frac{1}{2^{N/2}}\right) V_{\text{ref}}$$
$$= 2^{\frac{3N}{2}} \left(\frac{\sigma_{0}}{C_{0}}\right)^{2} \text{LSB}^{2}$$
(32)

It must be noted that in the BWA structure, it has been assumed that k = m = N/2 and also  $C_A$  and  $C_A || (\sum_{i=1}^{N/2} C_i)$  are both approximated by  $C_0$ .

To summarize, it can be concluded that the CBW and SBW structures have the same standard deviation of INL (denoted by  $\sigma_{\rm INL}$ ) and  $2^{\rm N/4}$  times smaller than that of the BWA structure. On the other side, the standard deviation of DNL (denoted by  $\sigma_{\rm DNL}$ ) for the SBW array is smaller by a factor of  $\sqrt{2}$  in comparison with the CBW structure. However,  $\sigma_{\rm DNL}$  for the BWA architecture is  $2^{\rm N/4}$  times larger than that of the CBW structure. This fact that is usually overlooked by circuit designers is due to the reduced size of the capacitors in this structure.

# *B.* The Effect of Parasitic Capacitances on the Linearity Characteristics

In order to investigate the effect of the parasitic capacitances on the linearity characteristics of the capacitive-array DACs, we assume that there is no mismatch between the main capacitors but the parasitic capacitors exist. It should be noted that the parasitic capacitances related to the bottom-plate node of the capacitors do not affect the linearity behavior of the ADC. This is true due to the fact that the bottom plates of the main capacitors are connected to either  $V_{\rm ref}$  or  $V_{\rm ss}$  and do not affect the charge distribution of the main capacitors. On the other hand, other parasitic capacitances related to the top-plate node of the capacitors ( $C_{\rm p,out}$  and  $C_{\rm p,x}$ ) can affect the linearity characteristics of the converter.

For the CBW structure, including the effect of the parasitic capacitors, the analog output voltage of the DAC ( $V_{DAC}$ ) corresponding to the given digital input word of the DAC (i.e., X), is obtained from

$$V_{\text{DAC}}(X) = \frac{\sum_{i=1}^{N} C_i D_i}{C_{p,\text{out}} + C_0 + \sum_{i=1}^{N} C_i}$$
$$= \left(\frac{1}{1 + \varepsilon_1}\right) \sum_{i=1}^{N} \frac{D_i}{2^i} V_{\text{ref}}.$$
(33)

Similarly, for the BWA structure (and the case where k = m = N/2), the output voltage of the DAC is obtained from

$$V_{\text{DAC}}(X) = \left(\frac{1}{1+\varepsilon_{21}}\right) \sum_{i=1}^{N/2} \frac{D_i}{2^i} V_{\text{ref}} + \left(\frac{1}{1+\varepsilon_{22}}\right) \sum_{i=N/2+1}^{N} \frac{D_i}{2^i} V_{\text{ref}} \quad (34)$$

and for the SBW structure this voltage will become

$$V_{\text{DAC}}(X) = \left(\frac{1}{1+\varepsilon_3}\right) \sum_{i=1}^{N} \frac{D_i}{2^i} V_{\text{ref}}.$$
 (35)

In (33), (34) and (35),

$$\varepsilon_{1} = \varepsilon_{3} = \frac{C_{p,\text{out}}}{C_{\text{total}}} = \frac{C_{p,\text{out}}}{2^{N}C_{0}}$$

$$\varepsilon_{12} \simeq \frac{C_{p,\text{out}}}{2^{N/2}C_{0}} + \frac{C_{p,x}}{2^{N}C_{0}}$$

$$\varepsilon_{22} \simeq \frac{C_{p,\text{out}} + C_{p,x}}{2^{N/2}C_{0}} + \frac{C_{p,x} + C_{p,\text{out}} + C_{p,x}C_{p,\text{out}}}{2^{N}C_{0}}$$
(36)

According to the above equations it can be concluded that in both the CBW and SBW structures, if the values of the parasitic capacitances are assumed to be constant and independent of the DAC voltage, they will only cause a gain error without affecting the linearity performance. But in the BWA structure, the parasitic capacitors degrade the linearity performance of the converter, even if constant. This is true due the fact that the effect of the parasitic capacitances on the value of the DAC voltage is not constant for different input voltages, as estimated by (34). It should be noted in all three structures that since  $C_{p,out}$  consists of the input parasitic capacitance of the comparator which is dependent on its input voltage, it degrades the linearity performance of the converters.



Fig. 4. Switching power consumption of the CBW structure; (a) calculation and measurement results reported in [10] (extracted from Fig. 13 in [10]) and (b) what predicted by (9) in this paper for an 8-bit ADC.



Fig. 5. Normalized switching energy consumptions of the CBW and SBW structures (a) reported in [16] (extracted from Fig. 8 in [16]) and (b) those predicted by the proposed equations in this paper (i.e., (9) and (22)).

# IV. SIMULATION RESULTS AND COMPARISON BETWEEN THE STRUCTURES

In order to verify the accuracy of the proposed equations, transistor-level simulations have been done. In this section, first measurement and simulation results of previously published works will be compared with the values obtained from the equations proposed in this work. Then, the results of the simulations performed to verify the accuracy of the proposed equations will be presented. Finally, different architectures are compared from power-consumption and linearity viewpoints.

# A. Measurement and Simulation Results of Previously Published Works

In [10], the measured power consumption of a CBW structure has been shown versus the output code of the ADC. Fig. 4 compares the values predicted by our equations with those presented in [10] and the measurement results with very good agreement. Nevertheless, the equations proposed in this paper are more general than those presented in [10] for an 8-bit example.

Furthermore, simulation results presented in [16], [18], [19] and [24] have been compared with the results predicted by the equations proposed in this paper in Figs. 5, 6, 7 and 8, respectively. Very good agreement can be observed in all cases.



Fig. 6. Switching energy consumptions of the CBW, SBW and BWA structures (a) reported in [18] (extracted from Fig. 5 in [18]), and (b) those predicted by the proposed equations in this paper (i.e., (9), (16) and (22)). Note that the two-step architecture presented in [18] is not exactly the same as the BWA architecture but the other two are exactly the same.



Fig. 7. Switching energy consumption of the CBW and SBW structures normalized to  $C_0 V_{ref}^2$  (a) reported in [19] (extracted from Fig. 4 in [19]) and (b) what predicted by the proposed equations in this paper (i.e., (9) and (22)).

#### B. Simulation Results

We have also designed and simulated the above-mentioned architectures (i.e., the CBW, BWA and SBW architectures) using a 0.18- $\mu$ m CMOS technology with a metal-insulator-metal- (MIM-) capacitor option. For all cases, a 1-V, 10-bit, 10 kS/s SA-ADC with C<sub>0</sub> = 50 fF has been simulated.

Fig. 9 shows the results of 300 Monte Carlo simulation runs where the standard deviation of INL and DNL are depicted versus the output digital code of the SA-ADC for the three mentioned structures. In all cases, the value of the unit capacitors is taken to be independent identically-distributed Gaussian random variables with a standard deviation of 3% (i.e.,  $(\sigma_0/C_0) = 0.03$ ). A very good agreement between the



Fig. 8. Switching energy consumption of the CBW and SBW structures normalized to the average energy consumption of the CBW structure (a) reported in [24] (extracted from Fig. 8 in [24]) and (b) what predicted by the proposed equations in this paper (i.e., (9) and (22)).



Fig. 9. Simulation results for linearity of an SA-ADC employing (a) a CBW structure, (b) a BWA structure, (c) a SBW array DAC. 300 Monte Carlo runs were performed with independent identically-distributed Gaussian errors in the unit capacitors ( $\sigma_0/C_0 = 3\%$ ). The standard deviation of the DNL and INL are plotted.

maximum values of the  $\sigma_{INL}$  and  $\sigma_{DNL}$  for all three structures and those predicted by (31) and (32) can be observed.

In order to be able to compare the structures from a power consumption viewpoint, one should note that the power consumption is directly proportional to the value of the unit capacitor. Assuming identical values for the unit capacitor in the three structures, simulated values of the power drawn from the reference supply voltage (i.e.,  $P_{Vref}$ ) versus the digital output codes of the ADC are compared with the values predicted by the equations presented in this paper (i.e., (9), (16) and (22))



Fig. 10. Estimated values of the power consumption of the DAC  $(P_{Vref})$  in a 10-bit SA-ADC based on the proposed equations (solid lines) and the circuitlevel simulation results (signs); (a) with similar unit capacitors, (b) with similar INL behavior, and (c) with similar DNL behavior for all structures.

in Fig. 10(a). A very good agreement can be observed. As expected, assuming similar unit capacitors, the power consumption of the BWA structure is the least.

On the other hand, in many applications, the value of the unit capacitor is determined by the required value for  $\sigma_{INL}$  and/or  $\sigma_{DNL}$ . In such cases, one should note that if the capacitor mismatch is dominated by oxide variation, it can be written as [40]

$$\frac{\sigma_0}{C_0} = \frac{\alpha_0}{\sqrt{C_0}} \tag{37}$$

where  $\alpha_0$  is a technology-dependent coefficient. Therefore, according to (31) and (32), it can be concluded that for similar values of  $\sigma_{\rm INL}$ , the unit capacitor of the BWA structure should be chosen  $2^{N/2}$  times larger than its counterparts in the CBW and SBW structures. Similarly, for identical values of  $\sigma_{\text{DNL}}$ , the unit capacitor of the BWA structure should be chosen  $2^{N/2}$  times larger than that of the CBW structure and the unit capacitor of the SBW structure is half of that in the CBW architecture. Simulated values of P<sub>Vref</sub> are compared once assuming a similar standard deviation of the INL for the structures in Fig. 10(b) and then with a similar standard deviation of the DNL in Fig. 10(c). A very good agreement can be observed between the simulation results and those predicted by the proposed equations. It should be noted that in the design of the BWA, the number of LSBs and MSBs has been taken equal to k = m = N/2. This is because the capacitor switching power consumption would be minimal for this case. This can be observed in Fig. 11 where the power consumption of the BWA structure is shown versus the digital output codes for different values of k and m.

For a better comparison between the structures, based on (9), (16) and (22), it can be shown that the average power consumption of the capacitive array for an input signal with a uniform probability for all codes, can be estimated from

$$P_{\text{avg,CBW}} \approx K_1 2^N \left( \frac{f_{\text{clk}} C_0 V_{\text{ref}}^2}{N+1} \right)$$
(38)

$$P_{\text{avg,BWA}} \approx K_2 2^{\frac{N}{2}} \left( \frac{f_{\text{clk}} C_0 V_{\text{ref}}^2}{N+1} \right)$$
(39)

$$P_{\text{avg,SBW}} \approx K_3 2^N \left( \frac{f_{\text{clk}} C_0 V_{\text{ref}}^2}{N+1} \right)$$
 (40)



Fig. 11. Normalized switching power consumption of the BWA DAC versus output digital code for various distributions of k and m values for a 10-bit SA-ADC estimated by (16) (k and m are the number of MSBs and LSBs respectively): (a)  $k \le m$ , (b)  $k \ge m$ .



Fig. 12. Comparison of the normalized switching power consumption of the capacitive-array DACs in different architectures for different resolutions, (a) with identical unit capacitors, (b) with similar INL performance, and (c) with similar DNL performance.

where  $K_1 = 0.66$ ,  $K_3 = 0.41$  and  $K_2$  depending on the converter resolution varies between 1.1 to 1.3. In the following comparisons,  $K_2$  has been assumed equal to 1.25.

Fig. 12 depicts the values of the power consumption for a full-scale sinusoidal input signal normalized to the power consumption of the CBW structure for different converter resolutions once with identical unit capacitors (in Fig. 12(a)), then with a similar  $\sigma_{INL}$  (in Fig. 12(b)) and finally with similar  $\sigma_{DNL}$  (in Fig. 12(c)). It can be observed that if the size of the unit capacitor is dictated by capacitor mismatch for similar INL and DNL, the switching power consumption of the SBW structure is the least.

The effect of the parasitic capacitances on the capacitor switching power consumption of the ADC is shown in Fig. 13 for different values of  $\beta$  (i.e., the ratio of the bottom-plate parasitic capacitance to the main capacitance of each capacitor). In Figs. 13(a), 10(a) has been redrawn including the effect of parasitic capacitances. In Fig. 13(b), the simulated and calculated values of the excess power consumed due to the bottom-plate parasitic capacitances are compared versus the value of  $\beta$  for the CBW structure. A very good agreement can be observed

	Average power (W)	Standard deviation of INL (LSB)	Standard deviation of DNL (LSB)	Total required capacitance
CBW	$0.66 \times 2^N \left(\frac{f_{clk}C_0 V_{ref}^2}{N+1}\right)$	$2^{\frac{N}{2}-1}\left(\frac{\sigma_0}{C_0}\right)$	$2^{rac{N}{2}} \left(rac{oldsymbol{\sigma}_0}{C_0} ight)$	$2^{N}C_{0}$
BWA	$\approx 1.25 \times 2^{\frac{N}{2}} \left( \frac{f_{clk} C_0 V_{ref}^2}{N+1} \right)$	$2^{\frac{3N}{4}-1} \left(\frac{\sigma_0}{C_0}\right)$	$2^{\frac{3N}{4}} \left( \frac{\sigma_0}{C_0} \right)$	$2 \times 2^{\frac{N}{2}} C_0$
SBW	$0.41 \times 2^{N} \left( \frac{f_{clk} C_0 V_{ref}^2}{N+1} \right)$	$2^{\frac{N}{2}-1}\left(\frac{\boldsymbol{\sigma}_0}{C_0}\right)$	$rac{2^{rac{N}{2}}}{\sqrt{2}} igg( rac{ oldsymbol{\sigma}_0}{C_0} igg)$	$2^N C_0$

TABLE I COMPARISON OF THE CAPACITIVE-ARRAY DACS



Fig. 13. Effect of the parasitic capacitances on the switching power consumption in a 10-bit SA-ADC (a) Estimated values of  $P_{\rm Vref}$  including the effect of parasitic capacitances based on the proposed equations (solid lines) and the circuit-level simulation results (signs) for different values of  $\beta$ ; (b) Extra power consumption due to the parasitic capacitances for different values of  $\beta$  in the CBW structure.

between the simulation results and those estimated by (28) and (29), too.

#### C. Comparison Between the Structures

In order to have a better comparison between the structures, the value of the average power consumption, maximum standard deviations of the INL and DNL, and the total required capacitance of the each structure are summarized in Table I. It is clear that with similar values for the sampling frequency, resolution, reference voltage and specifically the size of the unit capacitor, the average reference power consumption (Pavg) of the BWA array is around  $(190 \times 2^{-N/2})\%$  of the CBW structure and that of the SBW array is around 62% of the CBW structure. But the standard deviation of INL for the BWA structure is  $2^{N/4}$ times larger than that of both the CBW and SBW structures. As for the standard deviation of the DNL, the performance of the CBW and the SBW structures are  $2^{N/4}$  and  $\sqrt{2} \times 2^{N/4}$  times smaller than that of the BWA structure, respectively. Thus, in order to have similar INL characteristics in these three structures with the same sampling frequency, resolution and reference voltage, the average power consumption of the BWA array and the SBW array is around 190% and 62% of that of the CBW structure, respectively. Similarly, it can be concluded that for identical DNL performances, the average power consumption of the BWA array and the SBW array is around 190% and 31% of that of the CBW structure, respectively. Comparison of the chip areas of the structures for similar values of the  $\sigma_{INL}$  is also instructive. For the BWA structure, since the size of each capacitor should be increased by a factor of  $2^{N/2}$  compared to the CBW structure, the area occupied by the capacitors will be almost twice (i.e.,  $2 \times 2^{N/2} \times 2^{N/2}C_0$ ). On the other hand, the SBW capacitors occupy almost the same area. However, for identical values of  $\sigma_{DNL}$ , the total capacitance of the BWA and the SBW DACs is twice and half of the CBW structure, respectively. While the logic circuit is exactly the same for CBW and BWA ADCs, the SBW ADC suffers from a power and area overhead for more complexity of the digital circuit.

As discussed in Section III, the linearity performance of the BWA structure is degraded by the parasitic capacitances; while in the CBW and SBW structures the linearity is affected mainly by the non-linearity behavior of the input parasitic capacitance of the comparator. Obviously, even for the binary-weighted SA-ADCs, the structures of the capacitive DACs are not limited to the main three already discussed in this paper. For instance, a C-2C structure has been employed in [20]-[23] and an SA-ADC with dual capacitive-array DAC in [18], [19]. Deducing from what has been developed for the BWA structure, it can be shown that the total capacitance of the capacitive array and the power consumption due to capacitor switching in the C-2C architecture increase linearly with the resolution in the number of bits. However, this structure severely suffers from parasitic capacitances [20], [23] and even worse from capacitor mismatch. It can be shown that the capacitor switching power consumption and the linearity behavior of the SA-ADC with a dual capacitive array is almost the same as of the BWA structure.

### V. CONCLUSION

The power consumed by switching the capacitors of a capacitive-array DAC employed in successive-approximation ADCs and its linearity behavior have been analyzed and verified by simulations for three commonly-used architectures i.e., the CBW, BWA and SBW structures. The proposed equations provide closed-form relations between the power consumption of the DAC as well as its INL and DNL metrics versus the size of the unit capacitor, the converter resolution, the clock frequency and the reference voltage. The effect of the parasitic capacitances on the power consumption and the linearity of the converters has also been analyzed. The presented equations can be used not only in choosing the best architecture for the capacitive-array DAC and optimizing the chosen architecture but also in estimating the power consumption of the DAC in both hand calculations and computer-aided-design tools. It has been shown that for identical DNL performances, the capacitor switching power consumption of the SBW structure is almost 1/3 of the CBW structure and 1/6 of the BWA structure. Furthermore, in spite of what commonly assumed, the switching power consumption as well as the total capacitance of the BWA structure is larger than that of the CBW structure if similar INL/DNL performances are required. It has also been demonstrated that the capacitor switching power consumption of the structures with and without explicit S/H circuits is the same.

#### REFERENCES

- L. S. Y. Wong *et al.*, "A very low-power CMOS mixed-signal IC for implantable pacemaker applications," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2446–2456, Dec. 2004.
- [2] F. Shahrokhi, K. Abdelhalim, D. Serletis, P. L. Carlen, and R. Genov, "The 128-channel fully differential digital integrated neural recording and stimulation interface," *IEEE Trans. Biomed. Circuits Syst.*, vol. 4, no. 3, pp. 149–160, Jun. 2010.
- [3] S. Kim, S. J. Lee, and N. Cho, "A fully integrated digital hearing aid chip with human factors considerations," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 266–274, Jan. 2008.
- [4] O. Yangjin and B. Murmann, "System embedded ADC calibration for OFDM receivers," *IEEE Trans. Circuits Syst. I*, vol. 53, no. 8, pp. 1693–1703, Aug. 2006.
- [5] M. D. Scott, B. E. Boser, and K. S. J. Pister, "An ultra low-energy ADC for smart dust," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1123–1129, Jul. 2003.
- [6] N. Verma and A. P. Chandrakasan, "An ultra low energy 12-bit rateresolution scalable SAR ADC for wireless sensor node," *IEEE J. Solid-State Circuits*, vol. 42, no. 6, pp. 1196–1205, Jun. 2007.
- [7] S. Gambini and J. Rabaey, "Low-power successive approximation converter with 0.5 supply in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2348–2356, Nov. 2007.
- [8] J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, "A 0.5-V 1-µW successive approximation ADC," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1261–1265, Jul. 2003.
- [9] E. Suarez, P. R. Gray, and D. A. Hodges, "All-MOS charge redistribution analog-to-digital conversion techniques—Part I," *IEEE J. Solid-State Circuits*, vol. SC-10, no. 6, pp. 371–379, Dec. 1975.
- [10] H. Hong and G. Lee, "A 65fJ/conversion-step 0.9-V 200-kS/s rail-torail 8-bit successive approximation ADC," *IEEE J. Solid-State Circuits*, vol. 42, no. 10, pp. 2161–2168, Jul. 2007.
- [11] R. R. Singh *et al.*, "Multi-step binary-weighted capacitive digital-toanalog converter architecture," in *Proc. IEEE MWSCAS*, Aug. 2008, pp. 470–473.
- [12] R. J. Baker, CMOS Circuit Design, Layout, and Simulation, 2nd ed. New York: Wiley, 2004.
- [13] E. Culurciello and A. G. Andreou, "An 8-bit 800-µW 1.23-MS/s successive approximation ADC in SOI," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 9, pp. 858–861, Sep. 2006.
- [14] Y. Zhu et al., "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111–1121, Jun. 2010.
- [15] Y. Zhu, U. Chio, H. Wei, S. Sin, S. U, and R. P. Martins, "A power-efficient capacitor structure for high-speed charge recycling SAR ADCs," in *Proc. IEEE ICECS.*, Sep. 2008, pp. 642–645.
- [16] B. P. Ginsburg and A. P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array ADC," *IEEE J. Solid-State Circuits*, vol. 42, no. 4, pp. 739–746, Apr. 2007.
- [17] B. P. Ginsburg and A. P. Chandrakasan, "An energy-efficient charge recycling approach for a SAR converter with capacitive DAC," in *Proc. IEEE ISCAS*, May 2005, pp. 184–187.

- [18] R. Y.-K. Choi and C.-Y. Tsui, "A low energy two-step successive approximation algorithm for ADC design," in *Proc. IEEE ISQED*, Mar. 2008, pp. 317–320.
- [19] W. S. Liew *et al.*, "A 1-V 60-μW 16-channel interface chip for implantable neural recording," in *Proc. IEEE CICC*, Sep. 2009, pp. 507–510.
- [20] L. Cong, "Pseudo C-2C ladder-based data converter technique," *IEEE Trans. Circuits Syst. II*, vol. 48, no. 10, pp. 927–929, Oct. 2001.
- [21] S.-W. Lee, H.-J. Chung, and C.-H. Han, "C-2C digital-to-analogue converter on insulator," *Electron. Lett.*, vol. 35, no. 15, pp. 1242–1243, Jul. 1999.
- [22] H. Kim, Y. Min, Y. Kim, and S. Kim, "A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array," in *Proc. IEEE EDSSC.*, Dec. 2008, pp. 1–4.
- [23] W. Xiong, G. Yang, B. Murmann, U. Zschieschang, and H. Klauk, "A 3-V, 6-bit C-2C digital-to-analog converter using complementary organic thin-film transistors on glass," in *Proc. IEEE ESSDERC.*, Sep. 2009, pp. 229–232.
- [24] J. S. Lee and I. C. Park, "Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters," in *Proc. IEEE ISCAS.*, May 2008, pp. 236–239.
- [25] Y. Zhu *et al.*, "Linearity analysis on a series-split capacitor array for high-speed SAR ADCs," in *Proc. IEEE MWSCAS*, Aug. 2008, pp. 922–925.
- [26] F. Kuttner, "A 1.2 V 10b 20 MSample/s non-binary successive approximation ADC in 0.13 μm CMOS," in *Proc. IEEE ISSCC.*, 2002, pp. 176–177.
- [27] J. Gan and J. Abraham, "Mixed-signal micro-controller for non-binary capacitor array calibration in data converter," in *Proc. IEEE Signals*, *Syst. Comput. Conf.*, Nov. 2002, vol. 2, pp. 1046–1049.
- [28] J. Gan and J. Abraham, "A non-binary capacitor array calibration circuit with 22-bit accuracy in successive approximation analog-to-digital converters," in *Proc. IEEE MWSCAS*, Aug. 2002, vol. 1, pp. 301–304.
- [29] R. E. Suarez, P. R. Gray, and D. A. Hodges, "All-MOS charge redistribution analog-to-digital conversion techniques—Part II," *IEEE J. Solid-State Circuits*, vol. SC-10, no. 6, pp. 379–385, Dec. 1975.
- [30] J. Craninckx and G. V. Plas, "A 65fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS," in *Proc. IEEE ISSCC Dig. Tech. Papers*, Feb. 2007, pp. 246–600.
- [31] H. P. Le, J. Singh, L. Hiremath, V. Mallapur, and A. Stojcevski, "Ultra-low-power variable-resolution successive approximation ADC for biomedical application," *Electron. Lett.*, vol. 41, no. 11, pp. 634–635, May 2008.
- [32] P. Y. Robert, B. Gosselin, A. E. Ayoub, and M. Sawan, "An ultra-low-power successive-approximation-based ADC for implantable sensing devices," in *Proc. IEEE MWSCAS*, Aug. 2006, vol. 1, pp. 7–11.
- [33] P. H. Saul, "Successive approximation analog-to-digital converter at video rates," *IEEE J. Solid-State Circuits*, vol. sc-16, no. 3, pp. 147–151, Jun. 1981.
- [34] Z. Yang and J. V. der Spiegel, "A 10-bit 8.3 MS/s switch-current successive approximation ADC for column-parallel imagers," in *Proc. IEEE ISCAS*, May 2008, pp. 224–227.
- [35] R. Dlugosz and K. Iniewski, "Ultra low power current-mode algorithmic analog-to-digital converter implemented in 0.18 μm CMOS technology for wireless sensor network," in *Proc. IEEE MIXDES*, Jun. 2006, pp. 401–406.
- [36] S. Mortezapour and E. K. F. Lee, "A 1-V 8-bit successive approximation ADC in standard CMOS process," *IEEE J. Solid-State Circuits*, vol. 35, no. 4, pp. 642–646, Apr. 2000.
- [37] C. M. Hammerschmied and Q. Huang, "Design and implementation of an untrimmed MOSFET-only 10-bit A/D converter with 79-dB THD," *IEEE J. Solid-State Circuits*, vol. 33, no. 8, pp. 1148–1157, Aug. 1998.
- [38] C. S. Lin and B. D. Liu, "A new successive approximation architecture for low-power low-cost CMOS A/D converter," *IEEE J. Solid-State Circuits*, vol. 38, no. 1, pp. 54–62, Jan. 2003.
- [39] C. J. B. Fayomi, G. W. Roberts, and M. Sawan, "A 1-V, 10-bit rail-torail successive approximation analog-to-digital converter in standard 0.18 μm CMOS technology," in *Proc. IEEE ISCAS*, May 2001, pp. 460–463.
- [40] J. B. Shyu, G. C. Temes, and K. Yao, "Random errors in MOS capacitors," *IEEE J. Solid-State Circuits*, vol. SC-17, no. 6, pp. 1070–1076, Dec. 1982.



Mehdi Saberi was born in Bardaskan, Iran, in 1982. He received the B.S. and M.S. degrees (hons) in electrical engineering from Ferdowsi University of Mashhad, Mashhad, Iran in 2005 and 2007, respectively, where he is currently pursuing the Ph.D. in the Electrical Engineering Department, Ferdowsi University of Mashhad.

He is currently working on design of low-power analog-to-digital converters for biomedical applications.



**Reza Lotfi** (M'05) received the B.Sc. degree from Ferdowsi University of Mashhad Mashad, Iran, the M.Sc. degree from Sharif University of Technology, Tehran, Iran, and the Ph.D. degree from University of Tehran, Tehran, Iran, all in electrical engineering, in 1997, 1999 and 2004, respectively.

Since, 2004 he has been with Ferdowsi University of Mashhad, Mashad, Iran, as Assistant professor where he founded the Integrated Systems Lab. From 2008 to 2009, he was with Electronics Research Laboratory, Delft University of Technology, Delft, the

Netherlands as a Postdoctoral Scientific Researcher working on ultra-low-power analog and mixed-signal integrated circuits for biomedical applications. His research interests include low-voltage low-power analog integrated circuit design for biomedical applications as well as high-speed data converters for telecommunication systems.

Dr. Lotfi is as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS.



Khalil Mafinezhad was born in Mashhad, Iran, on 21 April 1947. He received the B.S. degree in communication engineering from Khajenasir University, Tehran, Iran, in 1972, and the M.S. and Ph.D. degrees from the E.N.S.T. (Ecole National Superieur de Telecommunication) de Paris, Paris, France, in electronic engineering, in 1978 and 1982, respectively.

In 1982, he joined the Ferdowsi University of Mashhad as Assistant Professor. He was promoted to Associate Professor and Full Professor in 1998 and 2009, respectively. In 1990 and 2001, he was a

Visiting Professor for one year at the University of Wales, Cardiff, U.K., and the University of New South Wales (UNSW), Australia, respectively. His main field of interest is RF Circuits, particularly, nonlinear modeling, high power Amplifier, and LNA. He has authored or co-authored over 70 journal papers and international conferences articles and has written two books in electronics design.

Dr. Mafinezhad is a member of editorial board of Iranian IEEE. He chaired the 12th Iranian Conference on Electrical Engineering (ICEE).



Wouter A. Serdijn (M'98–SM'08–F'11) was born in Zoetermeer, The Netherlands, in 1966. He received the M.Sc. (*cum laude*) and Ph.D. degrees from Delft University of Technology, Delft, The Netherlands, in 1989 and 1994, respectively.

His research interests include low-voltage, ultra-low-power and ultra wideband analog integrated circuits for wireless communications, pacemakers, cochlear implants, portable, wearable, implantable and injectable ExG recorders and neurostimulators. He is co-editor and coauthor of

the books Ultra Low-Power Biomedical Signal Processing: an analog wavelet filter approach for pacemakers (Springer, 2009), Circuits and Systems for Future Generations of Wireless Communications (Springer, 2009), Power Aware Architecting for data dominated applications (Springer, 2007), Adaptive Low-Power Circuits for Wireless Communications (Springer, 2006), Research Perspectives on Dynamic Translinear and Log-Domain Circuits (Kluwer, 2000), Dynamic Translinear and Log-Domain Circuits (Kluwer, 1998) and Low-Voltage Low-Power Analog Integrated Circuits (Kluwer, 1995). He authored and co-authored 6 book chapters and more than 200 scientific publications and presentations. He teaches Analog Electronic Design Techniques. He received the Electrical Engineering Best Teacher Award in 2001 and 2004.

Dr. Serdijn has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS (2004-2005) and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: EXPRESS BRIEFS (2002-2003 and 2006-2007), as Deputy Editor-in-Chief for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, as member of the Editorial Board of Analog Integrated Circuits and Signal Processing (Springer), as member of the Editorial Board of the Journal on Low Power electronics, as Tutorial Session co-chair for ISCAS 2003, as Analog Signal Processing Track Co-Chair for ISCAS 2004 and ISCAS 2005, as Analog Signal Processing Track Chair for ICECS 2004, as Technical Program Committee member for the 2004 International Workshop on Biomedical Circuits and Systems, as International Program Committee member for IASTED CSS 2005 and CSS 2006, as Technical Program Committee member for APCCAS 2006, as Technical Program Committee member for the IEEE Biomedical Circuits and Systems Conference (BioCAS 2006, BioCAS 2007 and BioCAS 2008), as Special-Session Chair for ISCAS 2007, as International Program Committee member of the 2009 International Conference on Biomedical Electronics and Devices, as Special Session Chair for ISCAS 2009, as Special Sessions Chair for ICECS 2009, as Technical Program Committee member for ICUWB 2009, as Technical Program Chair for ISCAS 2010, as Technical Program Chair for BioCAS 2010, as chair of the Analog Signal Processing Technical Committee of the IEEE Circuits and Systems society, as a member of the CAS-S Long Term Strategy Committee and as a member of the CAS-S Board of Governors Nominations Committee. He currently serves as a member of the Board of Governors (BoG) of the Circuits and Systems Society (2nd term), a member of the Conference Division of the CAS-S BoG, as Editor-in-Chief for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS (2010-2011) and as a member of the Steering Committee of the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS (T-BioCAS). He is an IEEE Fellow and a mentor of the IEEE.